

# **CAT93C46**

#### **1K-Bit Microwire Serial EEPROM**




#### **FEATURES**

- High speed operation: 1MHz
- Low power CMOS technology
- 1.8 to 5.5 volt operation
- Selectable x8 or x16 memory organization
- Self-timed write cycle with auto-clear
- Hardware and software write protection
- Power-up inadvertant write protection
- 1,000,000 Program/erase cycles
- 100 year data retention
- Industrial temperature ranges
- RoHS compliant "Green" & "Gold" 8-pin PDIP, SOIC, TSSOP and TDFN packages

#### **DESCRIPTION**

The CAT93C46 is a 1K-bit Serial EEPROM memory device which is configured as either registers of 16 bits (ORG pin at Vcc) or 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT93C46 is manufactured using Catalyst's advanced CMOS EEPROM floating gate technology. The device is designed to endure 1,000,000 program/erase cycles and has a data retention of 100 years. The device is available in 8-pin DIP, 8-pin SOIC, 8-pin TSSOP and 8-pad TDFN packages.

#### PIN CONFIGURATION




# CS : -1 8 VCC SK : 2 7 NC DI : 3 6 ORG


5

□ GND

#### **TDFN Package (ZD4)**



#### **FUNCTIONAL SYMBOL**



#### **PIN FUNCTIONS**

Pin Name	Function
CS	Chip Select
SK	Clock Input
DI	Serial Data Input
DO	Serial Data Output
Vcc	+1.8 to 6.0V Power Supply
GND	Ground
ORG	Memory Organization
NC	No Connection

Note: When the ORG pin is connected to VCC, the x16 organization is selected. When it is connected to ground, the x8 pin is selected. If the ORG pin is left unconnected, then an internal pullup device will select the x16 organization.

4

DO 🖂



#### **ABSOLUTE MAXIMUM RATINGS\***

Storage Temperature	-65°C to +150°C
Voltage on Any Pin with Respect to Ground (1)	-0.5 V to +6.5 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

#### **RELIABILITY CHARACTERISTICS<sup>(2)</sup>**

Symbol Parameter		Min	Units
N <sub>END</sub> (*)	Endurance	1,000,000	Program/ Erase Cycles
T <sub>DR</sub>	Data Retention	100	Years

#### **D.C. OPERATING CHARACTERISTICS**

 $V_{CC} = +1.8V$  to +5.5V, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Icc <sub>1</sub>	Power Supply Current (Write)	f <sub>SK</sub> = 1MHz V <sub>CC</sub> = 5.0V			3	mA
I <sub>CC2</sub>	Power Supply Current (Read)	f <sub>SK</sub> = 1MHz V <sub>CC</sub> = 5.0V			500	μΑ
I <sub>SB1</sub>	Power Supply Current (Standby) (x8 Mode)	CS = 0V ORG=GND			10	μΑ
I <sub>SB2</sub>	Power Supply Current (Standby) (x16Mode)	CS=0V ORG=Float or V <sub>CC</sub>		0	10	μΑ
ILI	Input Leakage Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>			2	μΑ
ILO	Output Leakage Current (Including ORG pin)	V <sub>OUT</sub> = 0V to V <sub>CC</sub> , CS = 0V			2	μΑ
V <sub>IL1</sub>	Input Low Voltage	4.5V ≤ V <sub>CC</sub> < 5.5V	-0.1		0.8	V
V <sub>IH1</sub>	Input High Voltage	4.5V ≤ V <sub>CC</sub> < 5.5V	2		V <sub>CC</sub> + 1	V
V <sub>IL2</sub>	Input Low Voltage	1.8V ≤ V <sub>CC</sub> < 4.5V	0		V <sub>CC</sub> x 0.2	V
V <sub>IH2</sub>	Input High Voltage	1.8V ≤ V <sub>CC</sub> < 4.5V	V <sub>CC</sub> x 0.7		V <sub>CC</sub> +1	V
V <sub>OL1</sub>	Output Low Voltage	$4.5V \le V_{CC} < 5.5V$ $I_{OL} = 2.1 \text{mA}$			0.4	V
V <sub>OH1</sub>	Output High Voltage	$4.5V \le V_{CC} < 5.5V$ $I_{OH} = -400 \mu A$	2.4			V
V <sub>OL2</sub>	Output Low Voltage	$1.8V \le V_{CC} < 4.5V$ $I_{OL} = 1mA$			0.2	V
V <sub>OH2</sub>	Output High Voltage	$1.8V \le V_{CC} < 4.5V$ $I_{OH} = -100 \mu A$	V <sub>CC</sub> - 0.2			V

#### Note

<sup>(1)</sup> The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> +0.5V, which may overshoot to V<sub>CC</sub> +2.0V for periods of less than 20 ns.

<sup>(2)</sup> Output shorted for no more than one second. No more than one output shorted at a time.

<sup>(3)</sup> This parameter is tested initially and after a design or process change that affects the parameter.

<sup>(4)</sup> Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V<sub>CC</sub> +1V.



# **PIN CAPACITANCE**

Symbol	Test	Conditions	Min	Тур	Max	Units
C <sub>OUT</sub> <sup>(1)</sup>	Output Capacitance (DO)	V <sub>OUT</sub> =0V			5	pF
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance (CS, SK, DI, ORG)	V <sub>IN</sub> =0V			5	pF

# **INSTRUCTION SET**

			Add	ress	Data		
Instruction	Start Bit	Opcode	х8	x16	<b>x8</b>	x16	Comments
READ	1	10	A6-A0	A5-A0			Read Address AN- A0
ERASE	1	11	A6-A0	A5-A0			Clear Address AN- A0
WRITE	1	01	A6-A0	A5-A0	D7-D0	D15-D0	Write Address AN- A0
EWEN	1	00	11XXXXX	11XXXX			Write Enable
EWDS	1	00	00XXXXX	00XXXX			Write Disable
ERAL	1	00	10XXXXX	10XXXX			Clear All Addresses
WRAL	1	00	01XXXXX	01XXXX	D7-D0	D15-D0	Write All Addresses

# A.C. CHARACTERISTICS

				Limits					
			V <sub>C</sub> (		V <sub>C</sub> 2.5V	c = -5.5V		cc = -5.5V	
Symbol	Parameter	Test Conditions	Min	Max	Min	Max	Min	Max	Units
tcss	CS Setup Time		200		100		50		ns
tcsH	CS Hold Time		0		0		0		ns
t <sub>DIS</sub>	DI Setup Time		400		200		100		ns
t <sub>DIH</sub>	DI Hold Time		400		200		100		ns
t <sub>PD1</sub>	Output Delay to 1			1		0.5		0.25	μs
t <sub>PD0</sub>	Output Delay to 0	$C_L = 100pF$		1		0.5		0.25	μs
t <sub>HZ</sub> <sup>(1)</sup>	Output Delay to High-Z	(3)		400		200		100	ns
t <sub>EW</sub>	Program/Erase Pulse Width			10		10		10	ms
tcsmin	Minimum CS Low Time		1		0.5		0.25		μs
tskhi	Minimum SK High Time		1		0.5		0.25		μs
tsklow	Minimum SK Low Time		1		0.5		0.25		μs
tsv	Output Delay to Status Valid			1		0.5		0.25	μs
SK <sub>MAX</sub>	Maximum Clock Frequency		DC	250	DC	500	DC	1000	kHz



#### POWER-UP TIMING (1)(2)

Symbol	Parameter	Max	Units
t <sub>PUR</sub>	Power-up to Read Operation	1	ms
t <sub>PUW</sub>	Power-up to Write Operation	1	ms

#### **A.C. TEST CONDITIONS**

Input Rise and Fall Times	≤ 50ns	
Input Pulse Voltages	0.4V to 2.4V	$4.5V \leq V_{CC} \leq 5.5V$
Timing Reference Voltages	0.8V, 2.0V	$4.5V \leq V_{CC} \leq 5.5V$
Input Pulse Voltages	0.2V <sub>CC</sub> to 0.7V <sub>CC</sub>	$1.8V \leq V_{CC} \leq 4.5V$
Timing Reference Voltages	0.5V <sub>CC</sub>	$1.8V \leq V_{CC} \leq 4.5V$

#### NOTF:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) tpuB and tpuW are the delays required from the time V<sub>CC</sub> is stable until the specified operation can be initiated.
- (3) The input levels and timing reference points are shown in "AC Test Conditions" table.

#### **DEVICE OPERATION**

The CAT93C46 is a 1024-bit nonvolatile memory intended for use with industry standard microprocessors. The CAT93C46 can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 9-bit instructions control the reading, writing and erase operations of the device. When organized as X8, seven 10-bit instructions control the reading, writing and erase operations of the device. The CAT93C46 operates on a single power supply and will generate on chip, the high voltage required during any write operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a write operation.

The ready/busy status can be determined after the start of a write operation by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin.

The format for all instructions sent to the device is a logical "1" start bit, a 2-bit (or 4-bit) opcode, 6-bit address (an additional bit when organized X8) and for write operations a 16-bit data field (8-bit for X8 organizations).

#### Read

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT93C46 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tpdo or tpd1).

#### Write

After receiving a WRITE command, address and the data, the CS (Chip Select) pin must be deselected for a minimum of t<sub>CSMIN</sub>. The falling edge of CS will start the self clocking clear and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. Since this device features Auto-Clear before write, it is NOT necessary to erase a memory location before it is written into.



Figure 1. Sychronous Data Timing




Figure 2. Read Instruction Timing





Figure 3. Write Instruction Timing





#### **Erase**

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be deasserted for a minimum of tcsmin. The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.

#### **Erase/Write Enable and Disable**

The CAT93C46 powers up in the write disable state. Any writing after power-up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C46 write and clear instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status.

#### **Erase All**

Upon receiving an ERAL command, the CS (Chip Select) pin must be deselected for a minimum of tcsmin. The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical "1" state.

#### Write All

Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of  $t_{CSMIN}$ . The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.








Figure 5. EWEN/EWDS Instruction Timing




Figure 6. ERAL Instruction Timing







Figure 7. WRAL Instruction Timing






# 8-LEAD 300 MIL WIDE PLASTIC DIP (L)







SYMBOL	MIN	NOM	MAX
Α	0.120		0.210
A1	0.015		
A2	0.115	0.130	0.195
b	0.014	0.018	0.022
b2	0.045	0.060	0.070
D	0.355	0.365	0.400
D2	0.300		0.325
E	0.300	0.310	0.325
E1	0.240	0.250	0.280
е		0.100 BSC	
eB			0.430
L	0.115	0.130	0.150


24C02\_8-LEAD\_DIP\_(300P).eps


#### Notes:


- 1. Complies with JEDEC Standard MS001.
- 2. All dimensions are in inches.
- 3. Dimensioning and tolerancing per ANSI Y14.5M-1982



# 8-LEAD 150 MIL WIDE SOIC (V, W)







SYMBOL	MIN	NOM	MAX
A1	0.0040		0.0098
A2	0.0532		0.0688
b	0.013		0.020
С	0.0075		0.0098
D	0.1890		0.1968
E	02284		0.2440
E1	0.149		0.1574
е		0.050 BSC	
f	0.0099		0.0196
θ1	0°		8°


24C02\_8-LEAD\_SOIC.eps


#### Notes:


- Complies with JEDEC specification MS-012 dimensions. All linear dimensions in millimeters.



# 8-LEAD TSSOP (Y)








SYMBOL	MIN	NOM	MAX
Α			1.20
A1	0.05		0.15
A2	0.80	0.90	1.05
b	0.19		0.30
С	0.09		0.20
D	2.90	3.00	3.10
Е	6.30	6.4	6.50
E1	4.30	4.40	4.50
е		0.65 BSC	
L	0.50	0.60	0.75
θ1	0.00		8.00

#### Notes:

1. All dimensions in millimeters.



# 8-PAD TDFN 3X3 PACKAGE (ZD4)




#### NOTE:

- 1. ALL DIMENSIONS IN MM. ANGLES IN DEGREES.
- 2. COPLANARITY SHALL NOT EXCEED 0.08 mm.
- 3. WARPAGE SHALL NOT EXCEED 0.10 mm.
- 4. PACKAGE LENGTH / PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC.
- 5. REFER JEDEC MO-229 / WEEC

TDFN3X3 (01).eps



#### **ORDERING INFORMATION**




#### Notes:

(1) The device used in the above example is a CAT93C46VI-1.8GT3 (SOIC, Industrial Temperature, 1.8 Volt to 5.5 Volt Operating Voltage, Tape & Reel)



#### **PACKAGE MARKING**

#### 8-Lead PDIP



CSI = Catalyst Semiconductor, Inc.

93C46L = Device Code

I = Temperature Range

YY = Production Year

WW = Production Week

N = Product Revision

XX = Voltage Range

1.8V - 5.5V = 18

2.5V - 5.5V = Blank

#### 8-Lead SOIC



CSI = Catalyst Semiconductor, Inc.

93C46V = Device Code

I = Temperature Range

YY = Production Year

WW = Production Week

N = Product Revision

XX = Voltage Range

1.8V - 5.5V = 18

2.5V - 5.5V = Blank

#### 8-Lead TSSOP



Y = Production Year

M = Production Month

N = Die Revision

93C46 = Device Code


I = Industrial Temperature Range

V = Voltage Range

1.8V - 5.5V = 8

2.5V - 5.5V = Blank

#### 8-Lead TDFN



C C F F = Device Code

N N N N = Traceability Code

Y = Production Year


M = Production Month

O O = Origin Country




#### **TAPE AND REEL**


#### **Direction of Feed**



#### **Device Orientation**



#### Reel Dimensions(1)



#### **Embossed Carrier Dimensions**

TAPE	Α							
SIZE	MAX	QTY/REEL	B MIN	С	D* MIN	N MIN	G	T MAX
8MM	330	3000	1.5	<u>12.80 (0.504)</u>	20.2	50	8.4 (0.328) 9.9 (0.389)	<u>14.4</u> 0.566
12MM	(13.00)	3000	(0.059)	13.20 (0.5200)	(0.795)	(1.969)	12.4 (0.488) 14.4 (0.558)	<u>18.4</u> (0.724)

#### Component/Tape Size Cross-Reference


Component	Package Type	Tape Size (W)	Part Pitch (P)
8L SOIC	J, S, W, V	12mm	8mm
8L TDFN 2x3xmm	SP2, VP2	8mm	4mm

#### Notes:

(1) Metric dimensions will govern; English measurements rounded, for reference only and in parentheses.



#### **Embossed Carrier Dimensions (12 Pape Only)**



# Embossed Tape—Constant Dimensions(1)

Tape Sizes	D	E	$P_{o}$	T Max.	D1 Min.	$A_0 B_0 K_0^{(2)}$
10mm	1.5 (0.059)	1.65 (0.065)	3.9 (0.153)	400	1.5	
12mm	1.6 (0.063)	1.85 (0.073)	4.1 (0.161)	(0.016)	(0.059)	

# Embossed Tape—Variable Dimensions(1)

Tape Sizes	B <sub>1</sub> Max.	F	K Max.	P <sub>2</sub>	R Min.	W	Р
12mm	8.2	<u>5.45 (0.0215)</u>	4.5	<u>1.95 (0.077)</u>	30	11.7 (0.460)	<u>7.9 (0.275)</u>
	(0.0323)	5.55 (0.0219)	(0.177)	2.05 (0.081)	(1.181)	12.3 (0.484)	8.1 (0.355)

#### Note

- (1) Metric dimensions will govern; English measurements rounded, for reference only and in parentheses.
- (2) A<sub>0</sub> B<sub>0</sub> K<sub>0</sub> are determined by component size. The clearance between the component and the cavity must be within 0.05 (0.002) min. to 0.65 (0.026) max. for 12mm tape, 0.05 (0.002) min. to 0.90 (0.035) max. for 16mm tape, and 0.05 (0.002) min. to 1.00 (0.039) max. for 24mm tape and larger. The component cannot rotate more than 20° within the determined cavity, see Component Rotation.

#### **REVISION HISTORY**

Date	Revision	Comments		
12/01/05	Α	Initial Issue		
12/08/05	В	Update D.C Operating Characteristics		

#### Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP TM AE2 TM

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 1250 Borregas Avenue Sunnyvale, CA 94089 Phone: 408.542.1000

Fax: 408.542.1200

www.catalyst-semiconductor.com

Publication #: 1106
Revison: B

Issue date: 12/08/05