



# T-Type Multilevel Converter Topologies: A Comprehensive Review

A. Salem<sup>1,2</sup> · M. A. Abido<sup>1</sup>

Received: 15 January 2018 / Accepted: 5 August 2018  
© King Fahd University of Petroleum & Minerals 2018

## Abstract

Renewable energy systems integration prefers DC–AC converters of high efficiency, low harmonic injection and small size. Multilevel converter (MLC) is preferred compared to two-level converter thanks to its low harmonic injection, even at low switching frequency values, and accepting high power as well as voltage levels. Among reduced switching devices count MLCs is the T-type topology. This article introduces a review of the different advanced topologies of T-type MLC in comparison with the conventional neutral point clamped converters. The operation of each topology, the design consideration and the performance in low-voltage applications such as AC drive systems, grid-tie integration of renewable energy and power train drive applications are discussed. In addition, the design considerations using enhanced semiconductor switches are elaborated. Different studies regarding MLCs—like common-mode voltage elimination or reduction, open-switch fault diagnosis, open—as well as short-circuit fault tolerance, and DC link capacitor voltage balancing for T-type topologies—are illustrated. Finally, recommendations for future work research directions are highlighted.

**Keywords** Multilevel converter · MLC · T-Type converter · Capacitor Balancing · Dual three-level T-type

## Abbreviations

MLC	Multilevel converter
2L	Two-level
3L	Three-level
5L	Five-level
VSC	Voltage source converter
VSI	Voltage source inverter
MV	Medium voltage
PV	Photovoltaic
MPPT	Maximum power point tracking
NPC	Neutral point clamped
FCC	Flying capacitor converter
CHB	Cascaded H-bridge
DC	Direct current
AC	Alternating current
FACTS	Flexible AC transmission system
SVC	Static VAR compensator
EMI	Electromagnetic interference
IGBT	Isolated gate bipolar junction transistor

MOSFET	Metal oxide semiconductor field effect transistor
MPC	Model predictive control
CMV	Common-mode voltage
CMVE	Common-mode voltage elimination
PWM	Pulse width modulation
SHEPWM	Selective harmonic elimination PWM
Y-connected	Star connected
SVPWM	Space vector PWM
THD	Total harmonic distortion
PMSM	Permanent magnet synchronous machine
ANPC	Active neutral point clamped
PCB	Printed circuit board
SiC	Silicon carbide
Si	Silicon
ZSI	Z-source inverter
ST	Shoot-through
NP	Neutral point
CB-PWM	Carrier-based PWM

✉ M. A. Abido  
mabido@kfupm.edu.sa

<sup>1</sup> Electrical Engineering Department, King Fahd University for Petroleum and Minerals, Dhahran, Kingdom of Saudi Arabia

<sup>2</sup> Electrical Power and Machines Department, Faculty of Engineering, Helwan University, Cairo, Egypt

## 1 Introduction

The rapid development in renewable energy integration requires high efficiency, low harmonic injection as well as small size grid-tie converters [1]. Two-level voltage source



converter (2L-VSC) is preferred in low-voltage and low-power applications. However, this type of converter generates harmonic waveform that affects the performance of the connected load. The harmonics problem can be solved by adding passive power filter for specific harmonic orders. However, this solution is bulky and increases the converter size and weight. Another solution is to operate the 2L-VSC at high switching frequency levels, i.e., several tens of Kilohertz, in order to shift the high-frequency harmonic orders [1]. However, the high switching frequency affects negatively the converter switching loss as well as the overall efficiency. Multilevel converter (MLC) is a better alternative to 2L-VSC in order to decrease the harmonic contents without increasing switching frequency or adding huge passive filters to reduce the injected harmonics [2]. On the other hand, MLCs are preferred, compared to the classical 2L-VSC in many industrial applications, particularly for high-power and medium-voltage (MV) applications. Hence, MLC is more suitable for renewable energy integration systems. Figure 1 shows a block diagram of the basic photovoltaic (PV) as well as wind energy integration systems using an MLC which integrates the converted DC power to utility grid with the specified frequency and with low harmonic contents [1–3].

The basic power electronic converters used in the energy conversion of PV systems are the DC–DC, DC–AC and AC–DC converters. The DC–DC converter is used, with L (inductance) and C (capacitance) passive elements, as a boost converter to attain a load line on PV panel by controlling the boost input current (see Fig. 1a) in order to capture the maximum possible power from PV panels using maximum power point tracking (MPPT) techniques. Then the MLC (which is a DC–AC converter in this portion) is controlled to transfer the generated power and synchronize the converter to grid via a small L filter. For the wind energy system, the generated AC power from wind generator is rectified using controlled rectifier. The rectifier can be controlled in order to achieve the MPPT tracking (see Fig. 1b). Then, MLC is used, as an inverter, to convert the generated DC power to AC and synchronize it with grid [4]. More details on MPPT for PV and wind energy systems can be found in [5,6].


The most well-known, or conventional, topologies of MLCs are the neutral point clamped (NPC) converter, the flying capacitor converter (FCC) and the cascaded H-bridge (CHB) converter. Each of these converters has its own merits and demerits [7]. The common drawback of the different MLCs is the complexity of the power circuit, which is a result of the large number of switching elements. This problem has motivated researchers to develop more advanced multilevel VSC circuits with a smaller amount of switching devices to reduce the converter complexity and cost [7]. Numerous CHB-modified topologies have been introduced in [8–16]. These topologies reduce the amount of semiconductor devices compared to the conventional CHB converter.

However, the converter still has the same drawback where isolated DC sources are required. In [17,18], a modified cascade transformer-based multilevel inverter is presented. This converter increases the number of voltage levels; however, it has a problem of complexity due to adding a transformer. It is observed that the modification and development in the NPC is little bit compared to the CHB power circuit. This results from the simplicity of using CHB MLC according to its modularity. In [19], an advanced configuration for the NPC is introduced to reduce the blocking voltage for the switches; however, the power circuit becomes more complicated. The T-type converter is one of the advanced NPC converter topologies that have the advantages of lower number of switching elements and higher efficiency compared to conventional NPC converter [20–23]. Then, T-type converter has been followed by many topologies in [24–33].

The target of this paper is to present a comprehensive review of the different T-type MLC topologies, discussing their evaluation compared to the NPC conventional topology. This paper is organized as follows: As the T-type converter is considered a modified topology from NPC MLC, an introduction about the conventional NPP MLC topology and its operation is discussed in Sect. 2. Then, in Sect. 3, the advanced three-level (3L) T-type MLC topology operation and construction are discussed. Efficiency evaluation of 3L T-type compared to conventional NPC and to 2L converters in recent studies is discussed. Moreover, the DC link capacitors voltage balancing studies are addressed as well. Then, in Sect. 4, the two main topologies of five-level (5L) T-type MLC are discussed. Firstly, modeling of dual 3L T-type topology is discussed. Then, efficiency evaluation and the effect of this topology harmonic content compared to those of 2L and 3L converters are addressed. This topology consists of two DC capacitors. A study for the dual 3L T-type converter capacitor balancing is addressed. Secondly, the 5L T-type topology modeling and operation are discussed. Then, a capacitor balancing study for this topology DC link is addressed. Some other T-type topologies are addressed at the end of Sect. 4. After illustrating the different T-type topologies, in Sect. 5, design considerations for T-type converters are discussed. Then, some important related studies for T-type converters and their applications are addressed. Section 6 presents the suitable applications based on the studies within this article and based on the converter production. Section 7 presents the future work and recommended studies for T-type MLCs. Finally, a conclusion is derived in Sect. 8.

## 2 Neutral Point Clamped Multilevel Converter

As mentioned above, NPC converter topology was the first proposed MLC [34]. This converter has been introduced



**Fig. 1** Basic stages of **a** on-grid PV system using MLC and **b** wind energy system using MLC


in 1981 by Nabae, Takahashi, and Akagi. Then, a series of circuit modification and applications have been introduced in [35]–[48]. Figure 2 shows the circuit diagrams of a single-phase NPC converter for both 5L and 3L circuits. The single-phase circuit is described here for simplicity. However, the discussion in this paper will consider the three-phase converter topology. The possible switching states and the corresponding voltage levels for both 5L and 3L topologies are listed in Tables 1 and 2, respectively. The operation of this converter can be described as follows. For instance, for the 5L NPC, to attain the voltage level of point  $P_1$ , the switches  $Q_2, Q_3, Q_4$  and  $Q_{1'}$  have to be turned on. Hence,  $D_5$  and  $D_6$  will be forward-biased and forced to be on as well. Therefore,  $P_1$  voltage level can appear on the output terminal.

For an  $n$ -level three-phase NPC converter, the number of required capacitors is  $n - 1$ . The line to DC link midpoint ‘O’ voltage (here  $v_{UO}$ ) can attain  $n$  different voltage levels, the line voltage attains  $2n - 1$  different voltage levels, and the  $Y$ -connected load phase voltage can obtain  $4n - 3$  different voltage levels. This topology is composed out of  $6(n - 1)$  semiconductor switches and  $6(n - 2)$  diodes for a three-phase circuit.

The main advantage of this topology is that the DC supply is commonly feed the converter three phases. On the other hand, the drawback of this topology is the increased number of clamping diodes particularly with high number of voltage levels.

The most well-known applications of the NPC converters are variable-speed AC drives [49–60], flexible AC transmis-





**Fig. 2** NPC inverter circuit for single-phase **a** five-level converter and **b** three-level converter

**Table 1** Possible switching states and voltage levels for 5L NPC inverter

Level	$Q_1$	$Q_2$	$Q_3$	$Q_4$	$Q_{1'}$	$Q_{2'}$	$Q_{3'}$	$Q_{4'}$	$v_{UO}$ (V)
P <sub>2</sub>	1	1	1	1	0	0	0	0	$V_{dc}/2$
P <sub>1</sub>	0	1	1	1	1	0	0	0	$V_{dc}/4$
O	0	0	1	1	1	1	0	0	0
N <sub>1</sub>	0	0	0	1	1	1	1	0	$-V_{dc}/4$
N <sub>2</sub>	0	0	0	0	1	1	1	1	$-V_{dc}/2$


**Table 2** Possible switching states and voltage levels for 3L NPC inverter

Level	$Q_1$	$Q_2$	$Q_{1'}$	$Q_{2'}$	$v_{UO}$ (V)
P	1	1	0	0	$V_{dc}/2$
O	0	1	1	0	0
N	0	0	1	1	$-V_{dc}/2$

sion devices (FACTS) [61–65] and static VAR compensators (SVCs) [66,67].

### 3 3L T-Type MLC

For NPC MLCs with high number of levels, the number of clamping diodes increases the power circuit complexity and decreases the converter efficiency. Moreover, the large number of semiconductors, on the printed circuit boards (PCBs), increases the electromagnetic interference (EMI), particularly in high-power applications and relatively high switching frequencies. This results in ringing and overshoots in the converter output voltage. Hence, the topic of reducing the number of semiconductors in MLCs became an essential target for researchers. T-type MLC is a reduced NPC converter that eliminates the clamping diodes from the power circuit.



**Fig. 3** Wiring diagram of three-phase 3L T-type MLC

The first T-type converter is proposed in 2010 by Schweizer in [68]. Then, many studies and modifications for this type of converter have been introduced in the several past few years in [20–33]. The following subsections describe the operation and summarize the research work performed using 3L T-type topology.


#### 3.1 3L T-Type Converter Topology Description and Operation

The 3L T-type topology is shown in Fig. 3. It consists of a full-bridge 2L inverter connected to three anti-series branches of semiconductor switches named ‘auxiliary switches’ in this article. The idea in this topology is to clamp the DC link midpoint using these auxiliary switches and, hence, reducing the number of elements in the current paths. This increases the converter efficiency. Compared to 3L NPC, the current paths of the 3L T-type have lower number of semiconductor switches for achieving ‘P’ and ‘N’ voltage levels. For instance, to attain voltage level ‘P’ for phase-A, the current path, as shown in Fig. 4a, flows in  $Q_3$ . However, for the 3L NPC, to achieve the same voltage level ‘P’, the current flows through two switches  $Q_1, Q_2$ . Similar number of switches is used for the negative level ‘N’. However, to attain voltage level ‘O’, two cascaded elements have to be used for both converters. Hence, the T-type topology reduces the conduction loss compared to the NPC MLC.

The operation of the T-type inverter is described as follows: In order to achieve the three voltage levels (of points P, N and O), a list of switching states is given in Table 3 and shown in Fig. 5. However, a modified switching pattern helps to reduce the switching stress of this topology. The following is a typical example to describe this modified switching pattern.

As shown in Fig. 4, if only one of the phase-A auxiliary switches,  $Q_2$  or  $Q_4$ , is turned on, the current  $i_{OA}$  will be zero. Hence, no conduction loss results from turning on one of the auxiliary switches. Therefore, if the switch  $Q_2$  is kept ON during attaining ‘O’ as well as ‘P’ levels, lower energy

**Fig. 4** Switching states wiring diagram for 3L T-type converter using modified switching pattern




**Table 3** Possible switching states and voltage levels for 3L T-type inverter

Level	$Q_1$	$Q_2$	$Q_3$	$Q_4$	Phase voltage
P	0	0	1	0	$V_{dc}/2$
O	0	1	0	1	0
N	1	0	0	0	$-V_{dc}/2$

will be required to operate the converter. The same is also for  $Q_4$  to achieve 'O' and 'N' voltage levels. Figure 6 shows the modified switching pattern for phase-A, while Table 4 gives the corresponding switching states. The modified switching states for one phase of a 3L T-type converter are shown in Fig. 4. It can be observed that, by applying the modified switching states, not only the conduction loss of the auxiliary switches is reduced, but also the switching loss will be reduced. This can reduce the converter switching stress and increase the semiconductor lifetime.

**Fig. 5** Switching pattern for one phase of T-type semiconductor switches




A comparison between the 3L T-type and NPC converters is given in Table 5. From the wiring diagram of the 3L T-type MLC, as shown in Fig. 3, it can be observed that the auxiliary semiconductor switches  $Q_{4a}$ ,  $Q_{4b}$  and  $Q_{4c}$  are common-source MOSFETs or common emitter in case of IGBT semiconductor switches. This results in reducing the number of isolated DC power supplies used in driver circuits. Here, for 3L T-type topology, 8 isolated DC power supplies are required, while the corresponding 3L NPC, see Fig. 2b, requires 10 isolated DC power supplies for the driver circuits.

In addition, comparing the 3L T-type to the 3L NPC, 6 clamping diodes are removed from the later power circuit. On the contrary, the open-circuit voltage drop across the semiconductor switches in 3L T-type is higher than that in 3L NPC topology. For the modularity, it can be observed that the 3L T-type MLC is composed of two modules of bridges. The first is a 2L full-bridge, and the other auxiliary switches can be composed of three modules of anti-series switches. On the other hand, the 3L NPC MLC is composed of two



**Fig. 6** Modified switching pattern for one phase of T-type switches



**Table 4** Modified switching states and voltage for 3L T-type inverter

Level	$Q_1$	$Q_2$	$Q_3$	$Q_4$	Phase voltage	Wiring diagram
P	0	0	1	1	$V_{dc}/2$	Figure 4a
O	0	1	0	1	0	Figure 4c
N	1	1	0	0	$-V_{dc}/2$	Figure 4b


**Table 5** Comparison between 3L T-type and NPC converters

Converter	3L T-type	3L NPC
No. of switches	12	12
No. of diodes	0	6
No. of driver isolated DC supplies	8	10
Max. switch voltage	$V_{dc}$	$V_{dc}/2$
Max. diode voltage	0	$V_{dc}/2$
Modularity	$2 \times 2L$ inverter	$2 \times 2L$ inverter + 6 diodes
Conduction loss	Lower	Higher

modules of 2L full-bridges connected in cascade and also connected to 6 power diodes.

### 3.2 3L T-Type Efficiency Evaluation


The 3L T-type MLC has been studied in many articles and companies application notes. Some of these articles illustrated the converter efficiency. The efficiency evaluation for the T-type drive system has been studied in [20,33,69]. It has been observed that the efficiency of the 3L T-type MLC is higher than that of NPC in frequency range lower than 7 kHz. The converter has been tested for a wide range of switching states and with two different machines. It can be observed that small rating drive systems only were elaborated. For power train and electric vehicles, the 3L T-type converter has been evaluated in [70,71]. These different studies confirm the superiority of the 3L T-type converter efficiency compared to the conventional 3L NPC. Another study for the 3L T-type converter has been introduced in [72] using reverse blocking (RB) switches instead of the auxiliary switches ( $Q_2$ ,  $Q_4$  in Fig. 7). The study reflects that this converter is more effi-



**Fig. 7** Wiring diagram for 3L RB T-type MLC

cient than both 3L T-type with anti-series auxiliary branch and 2L converters. The circuit for the 3L RB T-type converter is shown in Fig. 7. A comparative study based on thermal analysis of the 3L T-type MLC has been introduced in [56]. The study investigated the converter loss involving the thermal analysis using PSIM simulation program. Similar trend is obtained from the studies in [73–76], which investigated the performance of 3L T-type MLC applied to renewable energy systems. The authors have replaced the auxiliary branch ‘IGBT or MOSFET with the anti-parallel diode’ by four MOSFETs instead. This modification makes two parallel paths for the DC link midpoint current and, hence, reduces the conduction loss of the T-type converter for the zero-vector. However, the number of semiconductor switches has increased. The loss calculations have been performed for different power ratings. The results show that the modification in the auxiliary branch increases the converter efficiency. However, the use of RB MOSFETs will be much better as the switches in the zero-vector current paths will be only one MOSFET. Hence, conduction losses for zero-vector will decrease compared to the topology in [20].

The maximum efficiency operation of 3L T-type MLC has been investigated and compared with the 2L as well as the 3L NPC converters while supplying an interior permanent magnet synchronous machine (IPMSM) [77]. In this study, the authors proposed an algorithm to convert the 3L T-type topology into 2L topology during low-efficiency periods. However, the results showed fluctuations in the output volt-




**Fig. 8** Losses of 3L T-type and NPC MLCs. (Reproduced with permission from [90])

age levels. Moreover, the effect of the switching frequency change has not been considered. Summarizing the converter efficiency, Fig. 8 shows the converter losses for a wide range of switching states at different loading conditions of an IM drive system [78].

### 3.3 Neutral Point Voltage Control of 3L T-Type MLC

The neutral point of the 3L T-type MLC, similar to NPC MLC, needs to be controlled in order to keep the voltages of the two cascaded capacitors equal. The number of switching states of the 3L T-type converter is 27 as listed in Table 6. Applying space vector transformation to these switching states, the resultant vector diagram can be described as shown in Fig. 9 [79]. The idea of the capacitor balancing comes from changing the current switching state from P-type to N-type as listed in Table 6. For instance, applying a switching state, to achieve voltage level of point ‘P’ (P-type state), discharges



**Fig. 9** Vector diagram for 3L T-type MLC

the upper capacitor and charges the lower one. Similarly, the upper capacitor charges by applying the switching state that achieves ‘N’ voltage level.


In [80], model predictive control (MPC) is used to control the neutral point voltage for balancing the DC link capacitors and reducing the common-mode voltage (CMV). Firstly, the cost function is used to balance the DC link capacitors and, hence, reduce the CMV by using only the higher values of outer hexagon vectors ( $b_2, b_4, b_6, b_8, b_{10}$  and  $b_{12}$ ) which produce zero CMV. This point will be described later in this article in more detail. It is worth mentioning that the priority is given to balance the capacitors. Hence, the drawback of this technique is the absence of the CMV in the MPC cost function. Inclusion of the CMV and the switching state transitions in the cost function will effectively achieve the drive system requirements.

Neutral point balancing has been also studied based on a hysteresis control for the capacitor voltages in [81] and based on a selected harmonic elimination PWM (SHEPWM) technique in [82]. Both techniques succeeded in balancing the capacitor voltages. However, the mathematical computations for the later technique are very complex and time-consuming. In contrast, the study in [83] improves the calculations for the switching pulse intervals of SVPWM technique and reduces the capacitor voltage fluctuations at different loading power

**Table 6** Vector classification and switching states of a 3L T-type MLC

Small vec.	States		Medium vec.	States	Large vec.	States	‘O’ vec.
	P <sub>type</sub>	N <sub>type</sub>					
$a_1$	POO	ONN	$b_2$	PON	$b_1$	PNN	PPP
$a_2$	PPO	OON	$b_4$	OPN	$b_3$	PPN	NNN
$a_3$	OPO	NON	$b_6$	NPO	$b_5$	NPN	OOO
$a_4$	OPP	NOO	$b_8$	NOP	$b_7$	NPP	
$a_5$	OOP	NNO	$b_{10}$	ONP	$b_9$	NNP	
$a_6$	POP	ONO	$b_{12}$	PNO	$b_{11}$	PNP	





**Fig. 10** Wiring diagram of a dual 3L T-type MLC

factor values. However, the switching frequency and the effects of the modulation index variations have not been considered in that study.

## 4 Advanced 5L T-Type MLCs

Several 5L T-type topologies have been proposed. Hereinafter, two different topologies of 5L T-type MLCs will be discussed in detail. Firstly, the dual 3L T-type as a 5L converter will be discussed. Then, the advanced topology of 5L T-type MLC will be discussed in detail. Some enhancements to these topologies will be also discussed.

### 4.1 Dual 3L T-Type MLC Operation-Based SVPWM

This topology has been introduced firstly in [33] in comparison with the NPC MLCs. The circuit diagram of the dual 3L T-type converter supplied by isolated DC sources and connected to a three-phase open-end load is shown in Fig. 10. A switching function model has been discussed for the dual 3L T-type MLC in [78]. This function is a mathematical representation for the VSC to give a clear vision of the converter switching states and the number of voltage levels. This study concluded that the presented topology could attain the same number of voltage vectors of the 5L MLCs with higher number of switching states (729 states instead of 125 for the conventional 5L MLCs).

#### 4.1.1 Dual 3L T-Type MLC Modeling and Operation

The switching function model of this topology produces a phase voltage relation of the Y-connected load as [78]:

$$v_{UU'} = 2/3 (m_U - m_{U'} - 1/2 (m_V - m_{V'} + m_W - m_{W'})), \quad (1)$$

**Table 7** Modes of operation of a dual T-type: phase UU'

Converter-1	$m_U$	Point	Converter-2	$m_{U'}$	Point
$Q_{3U}, Q_{4U}$	1	P	$Q'_{3U}, Q'_{4U}$	1	P'
$Q_{2U}, Q_{4U}$	0	O	$Q'_{2U}, Q'_{4U}$	0	O'
$Q_{1U}, Q_{2U}$	-1	N	$Q'_{1U}, Q'_{2U}$	-1	N'

**Table 8** Possible switching states for phase UU' of the dual T-type


Converter I	Converter II	Points	$V'_{UU}$
$Q_{3U}, Q_{4U}$	$Q_{1U'}, Q_{2U'}$	P-N'	$+V_{dc}$
$Q_{3U}, Q_{4U}$	$Q_{2U'}, Q_{4U'}$	P-O'	$+V_{dc}/2$
$Q_{2U}, Q_{4U}$	$Q_{1U'}, Q_{2U'}$	O-N'	
$Q_{3U}, Q_{4U}$	$Q_{3U'}, Q_{4U'}$	P-P'	0
$Q_{2U}, Q_{4U}$	$Q_{2U'}, Q_{4U'}$	O-O'	
$Q_{1U}, Q_{2U}$	$Q_{1U'}, Q_{2U'}$	N-N'	
$Q_{2U}, Q_{4U}$	$Q_{3U'}, Q_{4U'}$	O-P'	$-V_{dc}/2$
$Q_{1U}, Q_{2U}$	$Q_{2U'}, Q_{4U'}$	N-O'	
$Q_{1U}, Q_{2U}$	$Q_{3U'}, Q_{4U'}$	N-P'	$-V_{dc}$

where  $m_X$  is the switching function to connect phase X to P, N or O as shown in Fig. 10. Here, X is U, V or W for converter-1, and U', V' or W' for converter-2. The switching function can be 1, -1 or 0 as clarified in Table 7.


By applying the switching function possibilities to (1), it has been observed that the vectors of a 5L MLC, Fig. 11, can be generated from this topology. The operation of the dual converter is described in Table 8. For MLCs, the number of possible switching states for an  $n$ -level three-phase converter equals  $n^3$ . Based on the converter switching states, the space vector is calculated by using the well-known space vector relation described in [79]. Unlike the conventional 5L MLCs with  $5^3 = 125$  switching states, the dual 3L T-type topology is considered as a 5L converter with  $(3^3)^2 = 729$  switching states and produces 61 different vectors, i.e., O,  $A_1-A_6$ ,  $B_1-B_{12}$ ,  $C_1-C_{18}$ ,  $D_1-D_{24}$ . These vectors can be represented as shown in Fig. 11 which is a 5L vector diagram. The waveform of the line-to-line voltage for each converter  $v_{UV}$  and  $v_{U'V'}$  is shown in Fig. 12, while the phase voltage  $v_{UU'}$  is shown in Fig. 13. It is clear from the voltage level that this topology is equivalent to 5L MLCs. Another important issue in this topology is that the switching of this converter has been performed in such a way to reduce the switching stress on the dual converters as shown in Fig. 12. It can be seen that only one of the dual converters changes its switching state at the same instant (see Fig. 12a, b at the intervals  $T_x$ ).

The dual 3L T-type topology has been studied in [33,78,84] and compared with the 3L T-type and 5L NPC MLCs while supplying an IM drive system at different power and switching frequency ranges. Figure 14 shows the total converter loss where higher efficiency for the dual T-type






**Fig. 11** Vector diagram for 5L MLC




**Fig. 12** Line-to-line voltages of dual 3L T-type MLC. **a** Converter-1 line-to-line voltage and **b** Converter-2 line-to-line voltage. (Reproduced with permission from [90])

converter can be observed. In [32], SVPWM computations for MLCs have been introduced and applied to the dual 3L T-type converter to study the magnetic losses of the load connected to MLCs.

The dual T-type topology has been examined with two isolated photovoltaic (PV) sources and connected to the grid [85,86]. It was observed that this topology is suitable for PV application. However, the capacitor balancing was overlooked and there was a lack of experimental verification.



**Fig. 13** Phase voltage of dual 3L T-type MLC. (Reproduced with permission from [90])



**Fig. 14** Calculated converter total power loss for dual 3L T-type and 5L NPC MLCs. (Reproduced with permission from [78])

Also in [86], a common DC link for the dual converters has been used, which reduces the number of voltage levels and increases the total harmonic distortion (THD). A single-phase scheme of this topology has been introduced in [87,88] based on multistate switching cell. The conduction loss has been reduced as a result of the two parallel paths for the mid-point current. However, applying such an idea in three-phase topology will increase the number of used semiconductor devices substantially [75]. In [89], the same topology has been studied in energy storage system where the use of 5L inverter decreases the harmonic content and increases the power quality of the storage system.

The topology has been also studied in high-power traction application with a dual PMSM in [90]. This study reflected that the used PWM technique reduces the DC link capacitor voltage and current stresses on the DC link capacitor.



**Table 9** Comparison between conventional 5L NPC and the proposed topology [90]

Converter	5L NPC	Dual 3L T-type
No. of switching states	125	729
No. of switches	24	24
No. of clamping diodes	18	–
No. of driver isolated DC supply	22	16
Voltage stress	$(\frac{1}{4} : \frac{3}{4}) V_{dc}$	$(\frac{1}{4} : \frac{1}{2}) V_{dc}$
Converter losses	High	Low (reduced by 35%)

However, the topology could be considered as 3L and not 5L.

From this survey and comparing to the 5L NPC, the advantages of the dual 3L T-type topology can be summarized as listed in Table 9. It can be concluded that the dual 3L T-type topology can reduce the converter cost and increase the converter efficiency.

#### 4.1.2 Effect of Harmonics Reduction for Dual 3L T-Type MLC on Drive Losses

Besides the converter losses, the harmonic reduction in the converter output improves the drive system efficiency compared to lower levels MLCs. The effect of using 3L and dual 3L T-type MLCs, compared to conventional 2L converter, on the core losses in magnetic materials and electrical machines has been investigated [27,28,31,91]. The loss analysis has been investigated using 2D finite element method. Similar trends have been observed for the 3L T-type converters compared to the 2L one in [93,94] considering only the converter losses. These studies reflected that the use of higher levels of MLCs reduces the machine core loss as a result of harmonic reduction. An example for the effect of harmonics on the core loss of electrical machine can be described as shown in Fig. 15 [27]. The core loss, Fig. 15a, of a 150-kVA synchronous machine is calculated at different supply cases, i.e., sinusoidal supply, 3L T-type inverter and 5L T-type inverter, and at different switching frequency values, i.e., 1, 2.5, 5, 10 kHz. The corresponding voltage THD values for both 3L and 5L T-type converters are described in Fig. 15b. It can be observed that the 5L inverter contributes lower core loss and almost similar to sinusoidal supply even at low switching frequency (1 kHz). However, the core loss for 3L inverter case is affected by switching frequency increase. This gives the advantage of operating 5L converters at low frequency for AC drive applications, the issue that reduces the converter switching losses.

The effect of removing CMV on the drive losses has been investigated, and the use of higher multilevel converter is

recommended in this case [30]. This article showed that the CMV elimination increases the harmonic contents and increases the connected machine core losses. The machine core loss, for the same synchronous machine in [27], at CMV elimination and at normal 3L and 5L supply is shown in Fig. 16 for half- and full-load conditions. It has been observed that the higher number of levels of the MLCs positively affects the drive efficiency at the expense of the cost. Hence, cost versus efficiency factor has to be investigated according to the specific application requirements.

#### 4.1.3 Capacitor Balancing of Dual 3L T-Type MLC


As NPC and FCC MLCs, T-type MLC requires capacitor balancing. However, the capacitor balancing technique is topology dependent. This section describes the capacitor balancing of the dual 3L T-type MLC. Generally, MLC capacitor balancing can be performed either by using auxiliary circuit [93], or by modulation and control technique [92–99]. The dual 3L T-type MLC capacitor balancing has been studied once in [100] where the problem of the capacitor unbalance was attributed to the fluctuation of the DC link midpoints, O and O', as shown in Fig. 10, due to non-uniform switching across the series-connected capacitors. The charging and discharging of the series-connected capacitors for similar intervals and currents can keep these capacitors balanced. Actually, the charging and discharging intervals depend on the switching pattern and the desired space vector. Therefore, the switching patterns have to be designed to keep these capacitors balanced. Applying the P-type or N-type switching states is the solution to balance the DC link capacitors. A study for the different switching states of the dual 3L T-type converter has been introduced in [74]. The switching state effects on the capacitor balancing are summarized in Table 10.

It was observed that the major effect group has too many switching states. A number of 480 major switching states can be used for balancing the two DC link capacitors. An advanced algorithm to balance the DC link capacitor voltage has been simulated using MATLAB\Simulink and implemented using Vertix2-Pro FPGA. The algorithm succeeded in balancing the capacitor voltages at different loading conditions.


#### 4.2 5L T-Type MLC Description and Operation-Based SVPWM

The 5L T-type topology is an enhanced expanded topology to the 3L one. It has been firstly introduced in [24]. The circuit diagram for a three-phase 5L T-type MLC connected to a three-phase load is shown in Fig. 17. This converter is composed of three power modules, i.e., one 3L T-type and two 2L converter modules. A circuit with similar functionality and

**Fig. 15** Core losses and voltage THD values of 3L and 5L dual T-type MLCs



**Fig. 16** Core losses due to CMVE and at unmodified case for **a** 3L full-load, **b** 3L half-load, **c** 5L full-load and **d** 5L half-load



**Table 10** Vectors and corresponding switching states effect group

Vector	O	As	Bs	Cs	Ds
No effect	45	–	132	–	24
Major effect	–	216	84	156	24
Minor effect	–	–	48	–	–

different topology has been studied in [26] where the converter with different auxiliary branch bidirectional switches was introduced. The following subsections describe the 5L T-type operation, modeling and DC link capacitor balancing.

#### 4.2.1 5L T-Type MLC Modeling and Operation


The operation of this topology can be described as follows. The switching states are listed in Table 11. It can be observed

that switches  $Q_7$  and/or  $Q_8$  are used with all voltage levels in order to reduce the switching stress on the converter and hence reduce the switching loss. Such a switching mechanism was compared to the traditional switching as shown in Fig. 18.


As described earlier, the switching function model is used to clarify the converter output levels and voltage vectors. A switching function model has been introduced in [24]. The load  $Y$ -connected phase voltage ' $v_{Us}$ ' of this topology can be described as:

$$v_{Us} = \frac{1}{12} \begin{pmatrix} 2m_{UP1} - 2m_{UN1} + 4m_{UP2} - 4m_{UN2} \\ -m_{VP1} + m_{VN1} - 2m_{VP2} + 2m_{VN2} \\ -m_{WP1} + m_{WN1} - 2m_{WP2} + 2m_{WN2} \end{pmatrix}. \quad (2)$$

Table 12 describes the switching function values for the 5L T-type MLC. Applying the switching function values in Table 11, the resultant voltage are of 17 levels, i.e.,

**Fig. 17** Three-phase circuit of 5L T-type MLC**Table 11** Switching states and modes of operation of a 5L T-type: phase U

Converter-I	$m_{UP2}$	$m_{UP1}$	$m_{UZ}$	$m_{UN1}$	$m_{UN2}$	Point	$v_{UZ}$ (V)
$Q_{5U}, Q_{7U}, Q_{4U}$	1	0	0	0	0	P <sub>2</sub>	$V_{dc}/2$
$Q_{5U}, Q_{6U}, Q_{4U}$	0	1	0	0	0	P <sub>1</sub>	$V_{dc}/4$
$Q_{8U}, Q_{4U}$	0	0	1	0	0	Z	0
$Q_{2U}, Q_{3U}, Q_{8U}$	0	0	0	1	0	N <sub>1</sub>	$-V_{dc}/4$
$Q_{1U}, Q_{3U}, Q_{8U}$	0	0	0	0	1	N <sub>2</sub>	$-V_{dc}/2$



**Fig. 18** Switching pulses for **a** lower stress and **b** traditional switching techniques for 5L T-type MLC

$\left\{ \frac{8}{3}, \frac{7}{3}, 2, \frac{5}{3}, \frac{4}{3}, 1, \frac{2}{3}, \frac{1}{3}, 0, \frac{-8}{3}, \frac{-7}{3}, -2, \frac{-5}{3}, \frac{-4}{3}, -1, \frac{-2}{3}, \frac{-1}{3} \right\} \frac{V_{dc}}{4}$  which are similar to 5L NPC MLC. On the other hand, by applying the switching possibilities to the SVPWM relation mentioned in [79], the resultant vectors can be represented

by the hexagon shown in Fig. 11. A power loss study for the 5L T-type MLC has been presented in [24].

This topology compared to some other topologies has been studied while supplying a 40-kW drive system as a part of electric vehicle. Figure 19 shows a comparison between the 5L T-type losses and the corresponding 5L NPC, 3L T-type as well as 2L converters. It can be observed that the loss of the proposed 5L T-type converter is much lower than the corresponding 5L NPC. For instance, the losses decreased by 44% at 10 kHz switching frequency. Another study for the same converter has been introduced in [24,70] and for a prototype of 4-kW IM drive system where the same conclusion can be drawn. Figure 20 shows the total converter loss for the 5L T-type topology compared to the 5L NPC. It can be observed that, at a switching frequency of 5 kHz, the 5L T-type MLC reduces the converter loss by 42% compared to the 5L NPC. Table 12 shows a comparison between 5L T-type and 5L NPC MLCs. It can be observed that the 5L

**Fig. 19** 5L T-type (T5) losses compared to 2L, 3L T-type and 5L NPC (DCC). Captured from [24]



**Fig. 20** Comparison between 5L T-type and 5L NPC losses at a wide range of switching frequencies. (Reproduced with permission from [90])

T-type topology reduces the number of switches and reduces the converter conduction loss.

#### 4.2.2 Capacitor Balancing of 5L T-Type MLC

Only one study has addressed the issue of capacitor voltage balancing in this topology where an auxiliary circuit has been added [101]. Therefore, the converter complexity has increased by adding the capacitor balancing auxiliary circuit.

**Table 12** Comparison between 5L NPC and 5L T-type MLCs

Converter	5L NPC	5L T-type
No. of switching states	125	125
No. of switches	24	24
No. of clamping diodes	18	—
No. of driver isolated DC supplies	22	16
Voltage stress	$(\frac{1}{4} : \frac{3}{4}) V_{dc}$	$(\frac{1}{4} : \frac{3}{4}) V_{dc}$
Converter losses	High	Low (reduced by 42%)

#### 4.3 Other T-Type Topologies


Some other topologies have been introduced for single-phase MLCs. An active NPC (ANPC) has been proposed in [102]. It mixed the NPC and the FCC MLCs together in order to get 5L converter using two isolated DC power supplies. The circuit diagram is shown in Fig. 21. However, this topology requires separated DC supplies for the three-phase circuit, which increases the converter size and cost. Modified circuits of the ANPC have been introduced in [103,104]. These topologies reduced the number of semiconductors used and hence reduced the converter losses. However, it requires separated DC supplies for the three-phase circuit.

### 5 T-Type MLCs' Related Studies

Generally, MLCs are recommended in high-power and medium-voltage applications. Since the T-type topologies







**Fig. 21** 5L ANPC converter circuit. (Reproduced with permission from [114])


reduce the cost of MLCs, it can be used as well in LV applications.

Semikron and Fuji Electronics companies have designed 3L T-type power modules for low-power applications (like SKIP-35TMLI12F4V2 power module produced by Semikron [105] and 12MB150 VX-120-50 1200V, 50A power module produced by Fuji [71]) besides the design and production of the high-power modules of the same topology (like SKiM601TMLI12E4B, 1200 V 600 A power module). Mostly, the LV power modules are used in variable-speed drive applications. In addition, T-type topologies are considered promising MLCs for renewable energy application, particularly for PV grid integration. In this section, the different studies followed by the applications based on T-type MLCs will be discussed.

### 5.1 T-Type MLCs Design Considerations

In Fuji Electric, Semikron and Fairchild Semiconductor application notes [71,105,106], the EMI design issues for 3L T-type MLC have been discussed. Due to large commutation paths in the MLC PCBs compared to 2L converter circuits, the stray inductance increases and hence the ringing (voltage overshoots at the instant of level transition) appears. The voltage overshoot results from the energy stored in the stray inductance  $L_s$ ,  $E_s = \frac{1}{2} L_s i^2$ , through the current path. This voltage overshoot is added to the DC link voltage and increases over the blocking voltage of the used semiconductor devices. Hence, the semiconductor devices may be damaged if the stray inductance minimization is not considered in the power circuit design. For that issue, most of the power modules are produced as a single-phase module in order to reduce the stray inductance due to short current paths.

The 3L T-type MLC has been implemented using silicon carbide (SiC) semiconductor MOSFET which is preferred to



**Fig. 22** 50-kW SiC PV converter prototype. (Reproduced with permission from [86])

the silicon (Si) IGBT. Si IGBTs that support high breakdown voltage have considerably high on-resistance. This high on-resistance increases the IGBT conduction losses. IGBTs can achieve lower on-resistance than MOSFETs by injecting minority carriers into the depletion region that produces tail current at the turnoff transition. This transition delay increases the switching losses of the IGBT. SiC devices have much lower depletion resistance than Si devices. Hence, SiC MOSFETs have much lower loss than Si IGBTs. This enables the use of higher switching frequency, smaller passives, and smaller and less expensive heat sinks [107–111]. Moreover, SiC MOSFETs have smaller chip area and an ultralow recovery loss of body diodes. Many research articles have introduced 3L T-type MLC-based SiC semiconductor switches [111–115]. An important issue in the SiC T-type MLC design is that the transition periods are very small (can be several nanoseconds). This transition has the same effect of the high frequency that increases the impedance of the stray inductances and affects the voltage overshoots in the power PCBs. Therefore, the power and the driver PCBs have to be well designed by keeping current paths as short as possible. In addition, it is better to keep an appropriate distance between the drivers and the semiconductor device [108–110].

An example for a well-designed SiC-based T-type MLC is the prototype, shown in Fig. 22, of 50 kW which has been implemented and presented in [86]. In addition to the compact size, film and electrolytic capacitors are very close to the power circuit in order to reduce the stray inductance.

### 5.2 CMV Elimination/Reduction Using T-Type MLCs

CMV is a relatively high-frequency voltage that appears between the two isolated ground systems. In AC drives, this voltage appears between the machine neutral point and the connected inverter DC link midpoint [95]. Figure 23 describes the relation between the neutral point of two isolated systems and their relation to ground. In this figure, the




Fig. 23 Meaning of CMV of two connected power systems

$CMV_{12}$  is considered the total CMV. The relation of the CMV for a three-phase system can be described as:

$$v_{CMV} = 1/3 (v_{AN} + v_{BN} + v_{CN}). \quad (3)$$

This voltage is considered as the third harmonic of a sinusoidal three-phase AC system. However, for the variable-speed drives, CMV is the third harmonic and its multiples. Hence, it is considered a relatively high frequency signal.

The CMV cannot be eliminated by using 2L inverter switching states. This results from the third harmonic component that exists at all the operating vectors of the 2L inverter. However, in MLCs, there are some vectors with zero 3rd harmonic components. If a converter is controlled to operate at these vectors, the CMV will not appear in the drive system. To clarify, here is an example for the 3L inverter.

The vector diagram of 3L MLC, shown in Fig. 9, has 19 vectors, i.e., 6 inner vectors, 12 outer vectors and zero-vector. Applying the CMV relation to the switching states of the 3L inverter, it can be observed that the even outer vectors ( $b_2$ – $b_{12}$ ) have zero CMV. Hence, if the 3L inverter is operated using these vectors, zero CMV will be attained. However, the voltage output of this converter will be similar to the 2L inverter. The vector diagram for the zero CMV of 3L inverter is shown in Fig. 9 in dotted line. Similarly, in 5L inverter, the hexagon of the zero CMV is shown in Fig. 11 in dotted line. It can be observed that two hexagons of vectors appear in 5L vector diagram, which reflects the flexibility of selecting the operating vector in CMV elimination.

There are some studies addressing CMV elimination or reduction in T-type topologies. A carrier-based PWM (CB-PWM) technique has been presented in [116,117] to reduce the CMV of the 3L T-type MLC. The carrier waveform has been generated as the sum of three carriers, with an  $f_s$  switching frequency and with a displacement from each other by 3 times  $f_s$ . This results in reducing the CMV considerably. It is important to note that, unlike SVPWM, the CMV cannot be eliminated fully using CB-PWM. MPC has been used to reduce the CMV of a 3L T-type inverter in [80] with SVPWM theory. However, the CMV voltage has not been fully elimi-

nated as the CMV problem has been considered as a second priority where the capacitor balancing has the highest priority.

It is worthy to remind that the CMV elimination is important to reduce the bearing current and reduce the noise on the surrounding controllers. However, the elimination of the CMV increases the core loss of the connected machine. Hence, this loss has to be considered in drive system design [30].

### 5.3 Z-Source-Based T-Type MLCs

Z-source inverter (ZSI) is one of the promising converter topologies. It collects the advantages of the voltage source inverter (VSI) and current source inverter. It involves a two-port network composed of two capacitors and two inductors connected in an X-shape coupled to a VSI. The ZSI advantageously uses the shoot-through (ST) state, which controls the converter gain to operate the inverter as DC/AC buck–boost inverter [118–121].

The basic ZSI wiring is shown in Fig. 24a. Another topology with different passive element connections is shown in Fig. 24b and is called quasi-ZSI (QZSI).

The 2L inverter of the QZSI has been replaced by 3L T-type MLC in [122–124]. The topology has been tested in faulty as well as normal operating conditions in [124]. In [125], the converter has been studied while connected to PV panels as DC supply. The efficiency evaluation of the 3L T-type ZSI has been evaluated and compared to the use of step-up DC/DC converter followed by 2L inverter [124]. The study in [125] presented SVPWM to control the shoot-through (ST) period and the DC link midpoint voltage. It has been observed that the overall converter losses including the magnetic loss have not been studied for this topology.


### 5.4 Photovoltaic Grid-Tie T-Type MLC

According to the reports of Bloomberg New Energy Finance, 40 GW in 2013 and 52 GW in 2014, and 61 GW of solar installations were expected in 2015 [126]. Numerous articles have been involved T-type MLCs in renewable energy applications, particularly for PV grid integration. The advantages of using the T-type PV converter compared to the conventional 2L one are the lower harmonic contents, smaller filter size and lower converter losses [127–129].

PV is the most renewable energy application that has been studied with MLCs [141]. Generally, the grid integration of the PV sources has two different configurations, i.e., one- and two-stage configurations.

The one-stage configuration uses only DC/AC converter, while the two-stage configuration uses boost converter connected to a DC/AC converter. The boost converter aims to fulfill the MPPT and regulate the voltage of the DC link mid-





**Fig. 24** Wiring diagram for **a** basic ZSI and **b** quasi-ZSI. (Reproduced with permission from [132])

point. The following are some of the research works that have been involved the T-type MLC into PV application either for a single- or for a three-phase circuit topology.

In [130,131], PV inverter-based 3L T-type inverter has been introduced. The first study considered the neutral point (NP) voltage balancing for low-voltage ride-through operation. It clarified that replacing the zero-vector by two opposite P- and N-type small vectors of equal duty cycle can reduce the NP voltage fluctuations. This way reduces the capacitor voltage unbalance; however, it increases the converter switching losses. The later study has been carried out using MPC. However, the switching frequency limit has not been considered, which increases the converter losses.

Single-phase 3L T-type MLC has been studied in many papers. An adaptive MPC is investigated in [131–134], for designing the interfacing filter of the grid-tie single-phase T-type inverter based on an online identification for the filter inductance. It was concluded that the 3L T-type is potential solution in grid-tie converter applications. The later study compares the T-type converter with 2L VSI equipped with boost converter. However, this study investigated the two converters at low power rating as well as at 100 MHz switching

frequency. Actually, there is no need to operate MLCs at this high switching frequency range because MLCs reduce harmonic contents even at low switching frequency values (several kHz). On the other hand, the use of passive filter reduces the harmonic contents and the necessity for such high switching frequency is greatly reduced.

A maximum power extraction from PV system using T-type MLC has been investigated using MPC [135]. The study addressed the current control and the capacitor balancing only in the cost function. This method produces many harmonic orders in the output voltage. Moreover, the work was based on small sampling simulation time, which is difficult to be practically implemented using MPC. A three-phase two-stage 3L transformer-less PV system has been investigated [136]. The study fulfilled the capacitor balancing and MPPT using DC–DC chopper and an inverter controlled by CB-PWM technique. However, the output current is distorted with high harmonic contents.

One-stage PV inverter has been investigated in [137–139] using 3L T-type inverter. Generally, when PV modules are connected as separated DC link, the efficiency of the MPPT decreases particularly at partial shading condition. These articles presented an independent control of the two DC links for separate MPPT.

The study investigated the capacitor balancing by adding or subtracting the minimum calculated dwell switching period to the three-phase periods. The technique could balance the capacitor voltages. However, this technique will change the resultant space vector and hence affects the results accuracy.

## 5.5 Fault Diagnosis and Fault Tolerance for T-Type MLCs

Nowadays, the interest in power electronic converter reliability has increased because it affects greatly the cost and efficiency of the overall power systems [140]. Many research articles have studied the reliability of power conversion systems, particularly the fault detection and fault tolerance control of the power electronic semiconductor switches [140–144]. The semiconductor switches fault can be classified into two main categories, i.e., short-switch as well as open-switch faults [145]. The first category causes large overcurrent values and is difficult to be detected and cleared without an auxiliary hardware [145–148]. However, the open-switch fault causes a current distortion and affects the driver circuit as well as the other semiconductor switches in the converter circuit. Moreover, it degrades the performance of the overall power system [148]. Hence, it is important to investigate the open-switch faults of power electronic converters. Several studies been investigated the open-switch faults of the T-type MLCs.

The open-switch fault detection (OSFD) for the 3L T-type converter has been studied in different papers. The study in [149] investigated the OSFD using the criterion of the mass center of a histogram, which is a visual impression for the data distribution of the output. This method has succeeded in identifying the fault location. It has the advantage of being load dependent, as it requires only the three-phase voltage signals. However, it consumes time, more than one cycle to read data besides the time to calculate the histogram and make its analysis. In [150], an OSFD for an active T-type converter has been investigated where two auxiliary branches per phase are used. Each auxiliary branch contains two anti-series switches. This fault-tolerant mechanism has been implemented successfully to compensate the fault. However, the converter auxiliary branches raise the converter complexity and cost.

A fault-tolerant study for the three-phase T-type has been presented in [143,148]. The criterion of the fault detection was based on the average of the normalized phase current and the change of the neutral point voltage calculations. Similarly, the action for the fault tolerance takes several electrical periods. Similar fault detection has been investigated in [151–154] with different fault-tolerant techniques. These studies have compensated the open-switch fault by using alternative SVPWM switching states with satisfactory results. However, long compensation period is observed.

The 3L T-type OSFD has been studied while the converter is in rectification mode in [155–159]. The fault detection in [155,156] was based on the angle of the grid voltage which is the same as the current angle for the unity power factor control. The fault has been classified and controlled in order to keep the current undistorted by the converter reconfiguration using the possible SVPWM switching states. However, this approach takes long time for compensation. A comparison between different tolerance control techniques for the converter auxiliary switches ( $Q_2, Q_4$  in Fig. 3) has been presented in [157,158]. The different techniques have been

compared according to the current ripples, the switching losses, as well as the DC link voltage ripples. However, the vertical switches ( $Q_1, Q_3$ ) have not been considered.

Studies in [159–161] investigated the fault tolerance of the 3L T-type MLC in both open circuit and short circuit based on adding auxiliary circuit shown in Figs. 25 and 26. However, the circuit becomes complex due to the consideration of the short-circuit fault. The idea was to compensate the circuit by an additional auxiliary branch using a back-to-back thyristors and two cascaded switching devices as shown in Fig. 25. The added circuit in [161] also could operate at normal healthy case in sharing currents and hence improve the thermal overload of the converter. This study has been extended in [162] to include a soft-switching using a quasi-zero-voltage switching and zero-current switching techniques applied to SiC MOSFET-based four-branch 3L T-type MLC. It has been concluded that the topologies in [161,162] compensate the open- and short-circuit faults properly. From this survey, it can be concluded that the three-phase 5L T-type MLC topologies have not been studied yet in faulty case.

## 6 Applications of T-Type MLC

T-type and NPC are similar in function, but topologically are different as has been declared in this article. Hence, the applications of NPC are valid for T-type MLC. However, on the other hand, the T-type converters have higher efficiencies. However, as the T-type converters are still not widespread in industry, we could not get their industrial participation till now. Fuji and Semikron are the well-known power electronics companies manufacturing T-type converters. These companies produce T-type converter with voltage ratings of 1200–1700 V and with the current range from 40 to 950 A which gives the ability to operate T-type MLCs in many applications like back-to-back converters for electrical drives, distributed renewable energy integration (PV





Fig. 25 Modified circuit diagram for fault tolerance of 3L T-type MLC







**Fig. 26** Modified circuit for fault tolerance of 3L T-type MLC [86]

and wind power up to the level of rooftop power stations) and inverter modules for DC–AC conversion in electrical vehicles [163]. On the other hand, the availability of higher voltage levels of IGBTs gives the opportunity to implement the T-type converters for MV applications like FACTS and SVC. Finally, the studies in this article reflected that the T-type converter is valid for all other conventional MLC applications and has higher efficiency.

## 7 Future Work

Although the 5L drive systems have better performance compared to 3L and 2L drive systems, the fault diagnosis and fault tolerance of these topologies have not been studied yet. Therefore, the authors plan to study the fault diagnosis and tolerance of 5L T-type converters. In addition, the authors are going to test the performance of the 5L T-type converters using advanced semiconductor technologies and for three-phase topologies in order to enhance their power circuit and reduce the EMI effects.

## 8 Conclusion

This paper introduces a comprehensive review of different T-type MLC topologies and their performance and applications. The 3L, the dual 3L and the 5L T-type MLC topologies have been presented and discussed. The operation, mathematical models and main applications for each of the aforementioned topologies have been summarized. The design aspects for the T-type MLCs, particularly for SiC power electronic devices, have been discussed. According to this review, it can be concluded that the T-type MLCs' performance is superior compared to conventional 2L and NPC converters.

**Acknowledgements** The authors would like to acknowledge the support provided by the Center of Energy and Geo-Processing (CeGP), King Fahd University of Petroleum and Minerals, through the funded Project No. GTEC1701.

## References

1. Ali, J.S.M.; Krishnaswamy, V.: An assessment of recent multilevel inverter topologies with reduced power electronics components for renewable applications. *Renew. Sustain. Energy Rev.* **82**, 3379–3399 (2017)
2. Zhou, Y.; Huang, W.; Zhao, P.; Zhao, J.: A transformerless grid-connected photovoltaic system based on the coupled inductor single-stage boost three-phase inverter. *IEEE Trans. Power Electron.* **29**(3), 1041–1046 (2014)
3. Ellabban, O.; Abu-Rub, H.; Blaabjerg, F.: Renewable energy resources: current status, future prospects and their enabling technology. *Renew. Sustain. Energy Rev.* **39**, 748–764 (2014)
4. Rashid, M.H.: *Power Electronics: Devices, Circuits and Applications*, 4th edn. Pearson, London (2014). (chapter 5 and chapter 16)
5. Viswambaran, V.K.; Ghani, A.; Zhou, E.: Modeling and simulation of maximum power point tracking algorithms and review of MPPT techniques for PV applications. In: 2016 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA). IEEE (2016)
6. Mishra, S.; Shukla, S.; Verma, N.: Comprehensive review on maximum power point tracking techniques: wind energy. In: *Communication, Control and Intelligent Systems (CCIS)*, 2015. IEEE (2015)
7. Li, Y.; Jiye, H.; Yijia, C.; Yunxuan, L.; Jiamin, X.; Denis, S.; Daniil, P.: A modular MLC type solid state transformer with internal model control method. *Int. J. Electr. Power Energy Syst.* **85**, 153–163 (2017)
8. Chattopadhyay, S.K.; Chakraborty, C.: A new multilevel inverter topology with self-balancing level doubling network. *IEEE Trans. Ind. Electron.* **61**(9), 4622–4631 (2014)
9. Hasan, M.; Mekhilef, S.; Ahmed, M.: Three-phase hybrid multilevel inverter with less power electronic components using space vector modulation. *IET Power Electron.* **7**(5), 1256–1265 (2014)
10. Salem, A.; Ahmed, E.M.; Orabi, M.; Abdelghani, A.B.: Novel three-phase multilevel voltage source inverter with reduced no. of



- switches. In: Renewable Energy Congress (IREC), 5th International (2014)
11. Alishah, R.S.; Nazarpour, D.; Hosseini, S.H.; Sabahi, M.: Novel topologies for symmetric, asymmetric, and cascade switched-diode multilevel converter with minimum number of power electronic components. *IEEE Trans. Ind. Electron.* **61**(10), 5300–5310 (2014)
12. Alishah, R.S.; Nazarpour, D.; Hosseini, S.H.; Sabahi, M.: Design of new single-phase multilevel voltage source inverter. *Int. J. Power Electron. Drive Syst.* **5**(1), 45 (2014)
13. Babaei, E.; Hosseini, S.H.; Gharehpetian, G.B.; Haque, M.T.; Sabahi, M.: Reduction of DC voltage sources and switches in asymmetrical multilevel converters using a novel topology. *Electr. Power Syst. Res.* **77**(8), 1073–1085 (2007)
14. Babaei, E.: A cascade multilevel converter topology with reduced number of switches. *IEEE Trans. Power Electron.* **23**(6), 2657–2664 (2008)
15. Banaei, M.R.; Salary, E.: New multilevel inverter with reduction of switches and gate driver. *Energy Convers. Manag.* **52**(2), 1129–1136 (2011)
16. Murugesan, G.; Sathik, M.J.; Praveen, M.: A new multilevel inverter topology using less number of switches. *Int. J. Eng. Sci. Technol.* **3**(2) (2011)
17. Kang, F.S.: A modified cascade transformer-based multilevel inverter and its efficient switching function. *Electr. Power Syst. Res.* **79**(12), 1648–1654 (2009)
18. Kang, F.S.: Modified multilevel inverter employing half-and full-bridge cells with cascade transformer and its extension to photovoltaic power generation. *Electr. Power Syst. Res.* **80**(12), 1437–1445 (2010)
19. Yuan, X.; Barbi, I.: Fundamentals of a new diode clamping multilevel inverter. *IEEE Trans. Power Electron.* **15**(4), 711–718 (2000)
20. Schweizer, M.; Kolar, J.W.: Design and implementation of a highly efficient three-level T-type converter for low-voltage applications. *IEEE Trans. Power Electron.* **28**(2), 899–907 (2013)
21. Schweizer, M.; Kolar, J.W.: High efficiency drive system with 3-level T-type inverter. In: Proceedings of the 2011-14th European Conference on Power Electronics and Applications (EPE 2011) (2011)
22. Soeiro, T.B.; Kolar, J.W.: The new high-efficiency hybrid neutral-point-clamped converter. *IEEE Trans. Ind. Electron.* **60**(5), 1919–1935 (2013)
23. Soeiro, T.B.; Schweizer, M.; Linner, J.; Ranstad, P.; Kolar, J.W.: Comparison of 2-and 3-level active filters with enhanced bridge-leg loss distribution. In: 2011 IEEE 8th International Conference on Power Electronics and ECCE Asia (ICPE & ECCE), pp. 1835–1842 (2011)
24. Salem, A.; Elsied, M.F.; Druant, J.; De Belie, F.; Oukaour, A.; Gualous, H.; Melkebeek, J.: An advanced multilevel converter topology with reduced switching elements. In: Industrial Electronics Society, IECON 2014-40th Annual Conference of the IEEE, pp. 1201–1207 (2014)
25. Elsied, M.; Salem, A.; Oukaour, A.; Gualous, H.; Chaoui, H.; Youssef, F.T.; Mohammed, O.: Efficient power-electronic converters for electric vehicle applications. In: Vehicle Power and Propulsion Conference (VPPC), 2015 IEEE (2015)
26. Vahedi, H.; Rahmani, S.; Al-Haddad, K.: Pinned mid-points multilevel inverter (PMP): three-phase topology with high voltage levels and one bidirectional switch. In: Industrial Electronics Society, IECON 2013-39th Annual Conference of the IEEE, pp. 102–107 (2013)
27. Rasilo, P.; Salem, A.; Abdallh, A.; De Belie, F.; Dupré, L.; Melkebeek, J.A.: Effect of multilevel inverter supply on core losses in magnetic materials and electrical machines. *IEEE Trans. Energy Convers.* **30**(2), 736–744 (2015)
28. Salem, A.; Abdallh, A.A.E.; De Belie, F.; Dupré, L.; Melkebeek, J.: A comparative study of the effect of different converter topologies on the iron loss of nonoriented electrical steel. *IEEE Trans. Magn.* **50**(11), 1–4 (2014)
29. Salem, A.; Abdallh, A.A.E.; De Belie, F.; Dupré, L.; Melkebeek, J.: A comparative analysis of the effect of different converter topologies on the iron loss of nonoriented electrical steel. *IEEE Trans. Magn.* **50**, 1–4 (2014)
30. Salem, A.; Abdallh, A.; Rasilo, P.; De Belie, F.; Ibrahim, M.N.; Dupré, L.; Melkebeek, J.: The effect of common-mode voltage elimination on the iron loss in machine core laminations of multilevel drives. *IEEE Trans. Magn.* **51**(11), 1–4 (2015)
31. Salem, A.; De Belie, F.; Sergeant, P.; Abdallh, A.; Melkebeek, J.: Loss evaluation of interior permanent-magnet synchronous machine drives using T-type multilevel converters. In: 2015 IEEE 15th International Conference on Environment and Electrical Engineering (EEEIC), pp. 101–106 (2015)
32. Salem, A.; De Belie, F.; Melkebeek, J.: A novel space-vector PWM computations for a dual three-level T-type converter applied to an open end-winding induction machine. In: Power Systems Conference (MEPCON), 2016 Eighteenth International Middle East, pp. 633–638 (2016)
33. Salem, A.; De Belie, F.; Darba, A.; Eissa, M.; Wasfy, S.M.; Melkebeek, J.: Evaluation of a dual-T-type converter supplying an open-end winding induction machine. In: Industrial Electronics Society, IECON 2013-39th Annual Conference of the IEEE, pp. 749–754 (2013)
34. Nabae, A.; Takahashi, I.; Akagi, H.: A new neutral-point-clamped PWM inverter. *IEEE Trans. Ind. Appl.* **5**, 518–523 (1981)
35. Hochgraf, C.; Lasseter, R.; Divan, D.; Lipo, T.A.: Comparison of multilevel inverters for static var compensation. In: Industry Applications Society Annual Meeting, 1994, Conference Record of the 1994 IEEE, vol. 2, pp. 921–928 (1994)
36. Menzies, R.W.; Zhuang, Y.: Advanced static compensation using a multilevel GTO thyristor inverter. *IEEE Trans. Power Deliv.* **10**(2), 732–738 (1995)
37. Peng, F.Z.; Lai, J.S.; McKeever, J.W.; VanCoevering, J.: A multilevel voltage-source inverter with separate DC sources for static var generation. *IEEE Trans. Ind. Appl.* **32**(5), 1130–1138 (1996)
38. Lai, J.S.; Peng, F.Z.: Multilevel converters—a new breed of power converters. *IEEE Trans. Ind. Appl.* **32**(3), 509–517 (1996)
39. Peng, F.Z.; Lai, J.S.: Dynamic performance and control of a static var generator using cascade multilevel inverters. *IEEE Trans. Ind. Appl.* **33**(3), 748–755 (1997)
40. Peng, F.Z.; McKeever, J.W.; Adams, D.J.: Cascade multilevel inverters for utility applications. In: 23rd International Conference on Industrial Electronics, Control and Instrumentation. IECON 97, vol. 2, pp. 437–442 (1997)
41. Joos, G.; Huang, X.; Ooi, B.T.: Direct-coupled multilevel cascaded series VAR compensators. *IEEE Trans. Ind. Appl.* **34**(5), 1156–1163 (1998)
42. Peng, F.Z.; McKeever, J.W.; Adams, D.J.: A power line conditioner using cascade multilevel inverters for distribution systems. *IEEE Trans. Ind. Appl.* **34**(6), 1293–1298 (1998)
43. Tolbert, L.M.; Peng, F.Z.; Habetler, T.G.: Multilevel inverters for electric vehicle applications. *Power Electron. Transp.* **1998**, 79–84 (1998)
44. Manjrekar, M.D.; Lipo, T.A.: A hybrid multilevel inverter topology for drive applications. In: Applied Power Electronics Conference and Exposition, 1998. APEC'98. Conference Proceedings 1998, Thirteenth Annual, vol. 2, pp. 523–529 (1998)
45. Manjrekar, M.D.; Lipo, T.A.: A generalized structure of multilevel power converter. In: 1998 International Conference on Power Electronic Drives and Energy Systems for Industrial Growth, 1998. Proceedings, vol. 1, pp. 62–67 (1998)



46. Tolbert, L.M.; Peng, F.Z.; Habetler, T.G.: A multilevel converter-based universal power conditioner. *IEEE Trans. Ind. Appl.* **36**(2), 596–603 (2000)
47. Tolbert, L.A.; Peng, F.Z.; Cunyngham, T.; Chiasson, J.N.: Charge balance control schemes for cascade multilevel converter in hybrid electric vehicles. *IEEE Trans. Ind. Electron.* **49**(5), 1058–1064 (2002)
48. Corzine, K.; Familant, Y.: A new cascaded multilevel H-bridge drive. *IEEE Trans. Power Electron.* **17**(1), 125–131 (2002)
49. Luiz, A.S.A.; de Jesus Cardoso Filho, B.: A new design of selective harmonic elimination for adjustable speed operation of AC motors in mining industry. In: *Applied Power Electronics Conference and Exposition (APEC)*, 2017 IEEE, pp. 607–614 (2017)
50. Rahul, S.: A comparative analysis of speed control methods for induction motor FED by Neutral point clamped inverter. Dissertation Indian Institute of Technology Gandhinagar (2016)
51. Benaouda, O.F.; Bendiabdellah, A.; Cherif, B.D.E.: Contribution to reconfigured multi-level inverter fed double stator induction machine DTC-SVM control. *Int. Rev. Model. Simul.* **9**(5), 317–328 (2016)
52. Sadhwani, R.; Ragavan, K.: A comparative study of speed control methods for induction motor fed by three level inverter. In: *IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES)* (2016)
53. Zhang, Y.; Bai, Y.: Model predictive flux control of three-level inverter-fed induction motor drives based on space vector modulation. In: *Future Energy Electronics Conference and ECCE Asia*, 2017 IEEE 3rd International, pp. 986–991 (2017)
54. Zhang, Z.; Tian, W.; Xiong, W.; Kennel, R.: Predictive torque control of induction machines fed by 3L-NPC converters with online weighting factor adjustment using Fuzzy Logic. In: *Transportation Electrification Conference and Expo (ITEC)*, 2017 IEEE, pp. 84–89 (2017)
55. Wang, X.; Zhou, Y.; Yang, D.; Shi, X.: Direct torque control of three-level inverter-Fed PMSM based on zero voltage vector distribution for torque ripple reduction. In: *Control and Decision Conference (CCDC)*, 2017 29th Chinese, pp. 7776–7781 (2017)
56. Davletzhanova, Z.; Alatis, O.; Gonzalez, J.O.; Konaklieva, S.; Bonyadi, R.: Electrothermal stresses in SiC MOSFET and Si IGBT 3L-NPC converters for motor drive applications. In: *PCIM Europe 2017; Proceedings of VDE* (2017)
57. Bharatiraja, C.; Jeevananthan, S.; Munda, J.L.: A timing correction algorithm based extended SVM for three level neutral point clamped MLI in over modulation zone. *IEEE J. Emerg. Sel. Top. Power Electron.* **6**, 233–245 (2017)
58. Ariff, E.E.; Dordevic, O.; Jones, M.: A space vector PWM technique for a three level symmetrical six phase drive. *IEEE Trans. Ind. Electron.* **64**, 8396–8405 (2017)
59. Ismail, H.; Jidin, A.; Patkar, F.; Tarusan, S.A.; Razi, A.; Rahim, M.K.: Constant switching frequency torque controller for DTC of induction motor drives with three-level NPC inverter. In: *2016 IEEE International Conference on Power and Energy (PECon)*, pp. 210–215 (2016)
60. Le, Q.A.; Park, D.H.; Lee, D.C.: Common-mode voltage elimination with an auxiliary half-bridge circuit for five-level active NPC inverters. *J. Power Electron.* **17**(4), 923–932 (2017)
61. Dey, P.; Datta, M.; Fernando, N.: A coordinated control of grid connected PMSG based wind energy conversion system under grid faults. In: *Future Energy Electronics Conference and ECCE Asia (IEEEC 2017-ECCE Asia)*, 2017 IEEE 3rd International, pp. 597–602 (2017)
62. Choi, W.; Wu, Y.; Han, D.; Gorman, J.; Palavicino, P.C.; Lee, W.; Sarioglu, B.: Reviews on grid-connected inverter, utility-scaled battery energy storage system, and vehicle-to-grid application-challenges and opportunities. In: *Transportation Electrification Conference and Expo (ITEC)*, 2017 IEEE, pp. 203–210 (2017)
63. Aggarwal, S.; Nijhawan, P.G.: Role of DC-MLI based D-STATCOM in distribution network with FOC induction motor drive (Doctoral dissertation) (2017)
64. Marija, J.: High power modular converters for grid interface applications. Dissertation, University of Nottingham (2017)
65. Ibáñez, M.: New topology for STATCOM (2017). ISSN 1653–5146
66. Lai, X.; Pei, Y.; Li, N.: Direct power control strategy of three-level SVG used in power system. In: *Power and Energy Engineering Conference (APPEEC)*, 2016 IEEE PES Asia-Pacific, pp. 2443–2447 (2016)
67. Moghbel, M.; Masoum, M.A.; Deilami, S.: Optimal placement and sizing of multiple STATCOM in distribution system to improve voltage profile. In: *Power Engineering Conference (AUPEC)*, 2016 Australasian Universities, pp. 1–5 (2016)
68. Schweizer, M.; Lizama, I.; Friedli, T.; Kolar, J.W.: Comparison of the chip area usage of 2-level and 3-level voltage source converter topologies. In: *IECON 2010-36th Annual Conference on IEEE Industrial Electronics Society*, pp. 391–396 (2010)
69. Schweizer, M.; Friedli, T.; Kolar, J.W.: Comparative evaluation of advanced three-phase three-level inverter/converter topologies against two-level systems. *IEEE Trans. Ind. Electron.* **60**(12), 5515–5527 (2013)
70. Stempfle, M.; Fischer, M.; Nitzsche, M.; Wölfe, J.; Roth-Stielow, J.: Efficiency analysis of three-level NPC and T-type voltage source inverter for various operation modes optimizing the overall drive train efficiency by an operating mode selection. In: *2016 18th European Conference on Power Electronics and Applications (EPE'16 ECCE Europe)*, pp. 1–10 (2016)
71. Brueske, S.; Robin K.; Friedrich, Fuchs W.: Comparison of topologies for the main inverter of an electric vehicle. In: *PCIM Europe* (2014)
72. Fuji Electric Innovation Energy Technology: Three-level modules with authentic RB-IGBT. Application Note No. MT5F30875 (2015)
73. Avci, E.; Uçar, M.: Analysis and design of grid-connected 3-phase 3-level AT-NPC inverter for low-voltage applications. *Turk. J. Electr. Eng. Comput. Sci.* **25**(3), 2464–2478 (2017)
74. Lee, K.; Shin, H.; Choi, J.: Comparative analysis of power losses for 3-Level NPC and T-type inverter modules. In: *INTELEC*, 2015 IEEE International (2015)
75. Wang, Y.; Shi, W.W.; Xie, N.; Wang, C.M.: Diode-free T-type three-level neutral-point-clamped inverter for low-voltage renewable energy system. *IEEE Trans. Ind. Electron.* **61**(11), 6168–6174 (2014)
76. Krishna, K.C.; Viswanathan, M.: Diode free T-type five level neutral point clamped inverter for low voltage DC system. *IEEE Trans. Ind. Electron.* **61**, 6168–6174 (2014)
77. Shin, S.; Jung, A.; Byoung, L.: Maximum efficiency operation of three-level T-type inverter for low-voltage and low-power home appliances. *J. Electr. Eng. Technol.* **10**(2), 586–594 (2015)
78. Salem, A.: Design and analysis of five-level T-type power converters for rotating field drives. Doctoral dissertation, Ghent University (2015)
79. Bose, B.K.: Chapter 5 voltage fed converter. In: Bose, B.K. (ed.) *Modern Power Electronics and AC drives*, pp. 224–236. Prentice Hall, Upper Saddle River (2002)
80. Xing, X.; Chen, A.; Zhang, Z.; Chen, J.; Zhang, C.: Model predictive control method to reduce common-mode voltage and balance the neutral-point voltage in three-level T-type inverter. In: *Applied Power Electronics Conference and Exposition (APEC)*, 2016 IEEE, pp. 3453–3458 (2016)
81. Aly, M.; Shoyama, M.: An efficient neutral point voltage control algorithm with reduced switching losses for three level inverters. *2014 IEEE International Conference on PECon* (2014)



82. Zhang, T.; Du, C.; Qin, C.; Xing, X.; Chen, A.; Zhang, C.: Neutral-point voltage balancing control for three-level T-type inverter using SHEPWM. In: IPEMC-ECCE Asia, 2016 IEEE 8th International, pp. 1116–1122 (2016)
83. Ding, R.; Mei, J.; Zhao, J.; Zhao, Z.; Tian, J.: A simplified balance factor based midpoint voltage deviation eliminating method for T-type three-level inverter. In: 2016 International Conference on Smart Grid and Clean Energy Technologies (ICSGCE), pp. 328–333 (2016)
84. Salem, A.; Belie, F.D.; Yousef, T.; Melkebeek, J.; Mohamed, O.A.; Abido, M.A.: Advanced multilevel converter applied to an open-ends induction machine: analysis, implementation and loss evaluation. In: Electric Machines and Drives Conference (IEMDC), 2017 IEEE International, pp. 1–8 (2017)
85. Pires, V.F.; Foito, D.; Sousa, D.M.: Conversion structure based on a dual T-type three-level inverter for grid connected photovoltaic applications. In: IEEE 5th International Symposium on PEDG (2014)
86. Shi, Y.; Shi, Y.; Wang, L.; Xie, R.; Li, H.: A 50 kW high power density paralleled-five-level PV converter based on SiC T-type MOSFET modules. In: Energy Conversion Congress and Exposition (ECCE), pp. 1–8 (2016)
87. de Almeida, C.; Torricopé, R.; Neto, J.; Torrico, G.: Five-level T-type inverter based on multistate switching cell. IEEE Trans. Ind. Appl. **50**(6), 3857–3866 (2014)
88. Cacau, R.G.; Bascopé, R.P.; Neto, J.A.; Bascopé, G.V.: Five-level T-type inverter based on multi-state switching cell. In: 2012 10th IEEE/IAS International Conference on Industry Applications (INDUSCON), pp. 1–8 (2012)
89. Pires, V.F.; Foito, D.; Martins, J.F.: Multilevel power converter with a dual T-type three level inverter for energy storage. In: 2014 International Conference on OPTIM (2014)
90. Bhattacharya, S.; Mascarella, D.; Joós, G.; Cyr, J.M.; Xu, J.: A dual three-level T-NPC inverter for high-power traction applications. IEEE J. Emerg. Sel. Top. Power Electron. **4**(2), 668–678 (2016)
91. Sato, D.; Itoh, J.: Total loss comparison of inverter circuit topologies with interior permanent magnet synchronous motor drive system. In: ECCE Asia, 2013 IEEE (2013)
92. Liang, D.; Li, J.; Qu, R.; Zheng, P.; Song, B.: Evaluation of high-speed permanent magnet synchronous machine drive with three-level and two-level inverter. In: Electric Machines and Drives Conference (IEMDC), 2015 IEEE International, pp. 1586–1592 (2015)
93. Gao, C.; Jiang, X.; Li, Y.; Chen, Z.; Liu, J.: A DC-link voltage self-balance method for a diode-clamped modular multilevel converter with minimum number of voltage sensors. IEEE Trans. Power Electron. **28**(5), 2125–2139 (2013)
94. Pou, J.; Pindado, R.; Boroyevich, D.: Voltage-balance limits in four level diode-clamped converter switch passive front ends. IEEE Trans. Ind. Electron. **52**(1), 190–196 (2005)
95. Kanchan, R.; Tekwani, P.; Gopakumar, K.: Three-level inverter scheme with common mode voltage elimination and dc-link capacitor voltage balancing for an open end winding induction motor drive. In: 2005 IEEE International Conference on Electric Machines and Drives, pp. 1445–1452 (2005)
96. Wang, K.; Zheng, Z.; Xu, L.; Li, Y.: A four-level hybrid-clamped converter with natural capacitor voltage balancing ability. IEEE Trans. Power Electron. **29**(3), 1152–1162 (2014)
97. Ghias, A.M.; Pou, J.; Ciobotaru, M.; Agelidis, V.G.: Voltage balancing method using phase-shifted PWM for the flying capacitor multilevel converter. IEEE Trans. Power Electron. **29**(9), 4521–4531 (2014)
98. Amini, J.: An effortless space-vector-based modulation for n-level flying capacitor multilevel inverter with capacitor voltage balancing capability. IEEE Trans. Power Electron. **29**(11), 6188–6195 (2014)
99. Saeedifard, M.; Iravani, R.; Pou, J.: Analysis and control of DC capacitor voltage-drift phenomenon of a passive front-end five-level converter. IEEE Trans. Ind. Electron. **54**(6), 3255–3266 (2007)
100. Salem, A.; De Belie, F.; Youssef, T.; Melkebeek, J.; Mohamed, O.A.; Abido, M.A.: DC link capacitor voltage balancing of a dual three-level T-type AC drive using switching state redundancy. In: Electric Machines and Drives Conference (IEMDC), 2017 IEEE International, pp. 1–8 (2017)
101. Beye, M.; Elsied, M.; Mabwe, A.M.; Onambele, C.: Grid interconnection of renewable energy sources based on advanced multi-level inverter. In: 2017 IEEE International Conference on IEEEIC/I&CPS Europe, pp. 1–6 (2017)
102. Barbosa, P.; Steimer, P.; Meysenc, L.; Winkelkemper, M.; Steinke, J.; Celanovic, N.: Active neutral-point-clamped multilevel converters. In: PESC'05. IEEE 36th, pp. 2296–2301 (2005)
103. Korhonen, J.; Sankala, A.; Ström, J.P.; Silventoinen, P.: Hybrid five-level T-type inverter. In: Industrial Electronics Society, IECON 2014-40th Annual Conference of the IEEE, pp. 1506–1511 (2014)
104. Alnamer, S.S.; Mekhilef, S.; Mokhlis, H.: Proposed new N-multilevel family of topologies for T-type inverter. IEICE Electron. Exp. **14**(15), 20170342–20170342 (2017)
105. Ingo, S.: 3L NPC & TNPC topology. Semikron Application Note No. AN11001 (2015)
106. Fair-Child Application Note: Renewable energy solutions: energy efficient components for PV solar systems. [http://pdf.directindustry.com/pdf/fairchildsemiconductor/renewable-energy-solutions/33535-259003-\\_13.html](http://pdf.directindustry.com/pdf/fairchildsemiconductor/renewable-energy-solutions/33535-259003-_13.html)
107. Honsberg, M.; Goto, A.; Motto, E.R.: A new 3 level 4in1 T-type IGBT module with low internal inductance and optimized 6.1st/7th generation 1200 V/650 V chipset for UPS and PV inverter application. In: 2015 17th European Conference on EPE'15 ECCE-Europe (2015)
108. Cree Application Note: Design Considerations for Designing with Cree SiC Modules Part 1. Understanding the Effects of Parasitic Inductance. Cree Inc, Durham (2013)
109. Cree Application Note: Design Considerations for Designing with Cree SiC Modules Part 2 Techniques for Minimizing Parasitic Inductance. Cree Inc, Durham (2013)
110. Cree Application Note: Application Considerations for Silicon Carbide MOSFETs. Cree Inc, Durham (2013)
111. Anthon, A.; Hernandez, J.C.; Zhang, Z.; Andersen, M.A.: Switching investigations on a SiC MOSFET in a TO-247 package. In: Industrial Electronics Society, IECON 2014-40th Annual Conference of the IEEE, pp. 1854–1860 (2014)
112. Anthon, A.; Zhang, Z.; Andersen, M.A.; Holmes, D.G.; McGrath, B.; Teixeira, C.A.: The benefits of SiC mosfet s in a T-type inverter for grid-tie applications. IEEE Trans. Power Electron. **32**(4), 2808–2821 (2017)
113. Gurpinar, E.; Castellazzi, A.: Single-phase T-type inverter performance benchmark using Si IGBTs, SiC MOSFETs, and GaN HEMTs. IEEE Trans. Power Electron. **31**(10), 7148–7160 (2016)
114. Gu, M.; Xu, P.; Zhang, L.; Sun, K.: A SiC-based T-type three-phase three-level grid tied inverter. In: 2015 IEEE 10th Conference on ICIEA, pp. 1116–1121 (2015)
115. Rabkowski, J.; Sak, T.; Strzelecki, R.; Grabarek, M.: SiC-based T-type modules for multi-pulse inverter with coupled inductors. In: 2017 11th IEEE International Conference on Compatibility, Power Electronics and Power Engineering (CPE-POWERENG), pp. 568–572 (2017)
116. Nguyen, T.D.; Dzung, P.Q.; Dat, D.N.; Nhan, N.H.: The carrier-based PWM method to reduce common-mode voltage for three-





- level T-type neutral point clamp inverter. In: 2014 IEEE 9th Conference on ICIEA, pp. 1549–1554 (2014)
117. Nguyen, T.D.; Phan, D.Q.; Dao, D.N.; Lee, H.H.: Carrier phase-shift PWM to reduce common-mode voltage for three-level T-type NPC inverters. *J. Power Electron.* **14**(6), 1197–1207 (2014)
  118. Ellabban, O.; Abu-Rub, H.: Z-source inverter: topology improvements review. *IEEE Ind. Electron. Mag.* **10**(1), 6–24 (2016)
  119. Ellabban, O.; Van Mierlo, J.; Lataire, P.; Van den Bossche, P.: Z-source inverter for vehicular applications. In: *Vehicle Power and Propulsion Conference (VPPC)*, 2011 IEEE, pp. 1–6 (2011)
  120. Ellabban, O.; Mosa, M.; Abu-Rub, H.; Rodriguez, J.: Model predictive control of a grid connected quasi-Z-source inverter. In: *2013 IEEE International Conference on Industrial Technology (ICIT)*, pp. 1591–1596 (2013)
  121. Bayhan, S.; Trabelsi, M.; Ellabban, O.; Abu-Rub, H.; Balog, R.S.: A five-level neutral-point-clamped/H-bridge quasi-impedance source inverter for grid connected PV system. In: *Industrial Electronics Society, IECON 2016-42nd Annual Conference of the IEEE*, pp. 2502–2507 (2016)
  122. Pires, V.F.; Cordeiro, A.; Foito, D.; Martins, J.F.: Quasi-Zsource inverter with a T-type converter in normal and failure mode. *IEEE Trans Power Electron* **31**(11), 7462–7470 (2016)
  123. Pires, V.F.; Foito, D.; Cordeiro, A.; Martins, J.F.: Three-phase T-type qZ source inverter with control current associated to a vectorial modulator for photovoltaic applications. In: *2017 11th IEEE International Conference on Compatibility, Power Electronics and Power Engineering (CPE-POWERENG)*, pp. 656–661 (2017)
  124. Ozdemir, S.: Z-source T-type inverter for renewable energy systems with proportional resonant controller. *Int. J. Hydrog. Energy* **41**(29), 12591–12602 (2016)
  125. Xing, X.; Zhang, C.; Chen, A.; He, J.; Wang, W.; Du, C.: Space-vector-modulated method for boosting and neutral voltage balancing in Z-source three-level T-type inverter. *IEEE Trans. Ind. Appl.* **52**(2), 1621–1631 (2016)
  126. Solar debt financing on pace to reach highest since: the Bloomberg New Energy Finance (BNEF), 2014. <http://www.bnef.org> (2010)
  127. Guo, X.; Cavalcanti, M.C.; Farias, A.M.; Guerrero, J.M.: Single carrier modulation for neutral-point-clamped inverters in three-phase transformer-less photovoltaic systems. *IEEE Trans. Power Electron.* **28**(6), 2635–2637 (2013)
  128. Zhou, Y.; Huang, W.; Zhao, P.; Zhao, J.: A transformer-less grid connected PV system based on the coupled inductor single-stage boost three-phase inverter. *IEEE Trans. Power Electron.* **29**(3), 1041–1046 (2014)
  129. Koutroulis, E.; Blaabjerg, F.: Design optimization of transformer-less grid-connected PV inverters including reliability. *IEEE Trans. Power Electron.* **28**(1), 325–335 (2013)
  130. Shao, Z.; Xing, Z.; Fusheng, W.; Renxian, C.; Hua, N.: Analysis and control of neutral-point voltage for transformerless three-level PV inverter in LVRT operation. *IEEE Trans. Power Electron.* **32**(3), 2347–2359 (2017)
  131. Zorig, A.; Belkheiri, M.; Barkat, S.: Control of three-level T-type inverter based grid connected PV system. In: *2016 13th International Multi-conference on Systems, Signals and Devices (SSD)*, pp. 66–71 (2016)
  132. Kuo, C.-C.; Tzou, Y.-Y.: FPGA control of a single-phase T-type NPC grid inverter for low THD and robust performance. In: *Future Energy Electronics Conference and ECCE Asia (IFEEC 2017-ECCE Asia)* (2017)
  133. Wang, M.; Chen, Q.; Li, G.; Hu, C.; Cheng, L.; Zhou, R.: LCL filter design in T-type three-level grid-connected inverter. In: *2016 IEEE 11th Conference on Industrial Electronics and Applications (ICIEA)*, pp. 2236–2240 (2016)
  134. Xia, Y.; Roy, J.; Ayyanar, R.: A high performance T-type single-phase double grounded transformer-less photovoltaic inverter with active power decoupling. In: *Energy Conversion Congress and Exposition (ECCE)*, pp. 1–7 (2016)
  135. Abdel-Rahim, O.; Takeuchi, M.; Funato, H.; Junnosuke, H.: T-type three-level neutral point clamped inverter with model predictive control for grid connected photovoltaic applications. In: *2016 19th International Conference on Electrical Machines and Systems (ICEMS)*, pp. 1–5 (2016)
  136. Zhang, Z.; Jiang, M.; Yao, Y.; Kang, L.: Transformerless three-phase T-type three-level inverter for medium-power photovoltaic systems. In: *Power Electronics and Motion Control Conference (IPEMC-ECCE Asia)*, 2016 IEEE 8th International, pp. 1592–1595 (2016)
  137. Choi, U.M.; Blaabjerg, F.; Lee, K.B.: Independent control strategy of two DC-link voltages for separate MPPTs in transformerless photovoltaic systems using neutral-point-clamped inverters. In: *Applied Power Electronics Conference and Exposition (APEC)*, 2014 Twenty-Ninth Annual IEEE, pp. 1718–1724 (2014)
  138. Park, Y.; Sul, S.K.; Lim, C.H.; Kim, W.C.; Lee, S.H.: Asymmetric control of DC-link voltages for separate MPPTs in three-level inverters. *IEEE Trans. Power Electron.* **28**(6), 2760–2769 (2013)
  139. Choi, U.M.; Blaabjerg, F.; Lee, K.B.: Control strategy of two capacitor voltages for separate MPPTs in photovoltaic systems using neutral-point-clamped inverters. *IEEE Trans. Ind. Appl.* **51**(4), 3295–3303 (2015)
  140. Choi, U.M.; Jeong, H.G.; Lee, K.B.; Blaabjerg, F.: Method for detecting an open-switch fault in a grid-connected NPC inverter system. *IEEE Trans. Power Electron.* **27**(6), 2726–2739 (2012)
  141. Kim, T.J.; Lee, W.C.; Hyun, D.S.: Detection method for open circuit fault in neutral-point clamped inverter systems. *IEEE Trans. Ind. Electron.* **56**(7), 2754–2763 (2009)
  142. Khomfoi, S.; Tolbert, L.M.: Fault diagnostic system for a multi-level inverter using a neural network. *IEEE Trans. Power Electron.* **22**(3), 1062–1069 (2007)
  143. Choi, U.M.; Lee, K.B.; Blaabjerg, F.: Diagnosis method of an open-switch fault for a grid-connected T-type three-level inverter system. In: *2012 3rd IEEE International Symposium on Power Electronics for Distributed Generation Systems (PEDG)*, pp. 470–475 (2012)
  144. Choi, U.M.; Lee, K.B.: Detection method of an open-switch fault and fault-tolerant strategy for a grid-connected T-type three-level inverter system. In: *Conference on ECCE 2012*, pp. 4188–4195 (2012)
  145. Lu, B.; Sharma, S.: A literature review of IGBT fault diagnostic and protection methods for power inverters. In: *Industry Applications Society Annual Meeting, 2008. IAS'08. IEEE*, pp. 1–8 (2008)
  146. Ko, Y.J.; Lee, K.B.: Fault diagnosis of a voltage-fed PWM inverter for a three-parallel power conversion system in a wind turbine. *J. Power Electron.* **10**(6), 686–693 (2010)
  147. Lezana, P.; Pou, J.; Meynard, T.A.; Rodriguez, J.; Ceballos, S.; Richardeau, F.: Survey on fault operation on multilevel inverters. *IEEE Trans. Ind. Electron.* **57**(7), 2207–2218 (2010)
  148. Ko, Y.J.; Lee, K.B.; Lee, D.C.; Kim, J.M.: Fault diagnosis of three-parallel voltage-source converter for a high-power wind turbine. *IET Power Electron.* **5**(7), 1058–1067 (2012)
  149. Pires, V.F.; Foito, D.; Amaral, T.G.: Fault detection and diagnosis in a PV grid-connected T-type three level inverter. In: *2015 International Conference on Renewable Energy Research and Applications (ICRERA)*, pp. 933–937 (2015)
  150. Choi, U.M.; Blaabjerg, F.: A novel active T-type three-level converter with open-circuit fault-tolerant control. In: *Energy Conversion Congress and Exposition (ECCE)*, 2015 IEEE, pp. 4765–4772 (2015)
  151. Choi, U.M.; Lee, K.B.; Blaabjerg, F.: Diagnosis and tolerant strategy of an open-switch fault for T-type three-level inverter systems. *IEEE Trans. Ind. Appl.* **50**(1), 495–508 (2014)



152. Choi, U.-M.; Lee, K.-B.: Detection method of an open-switch fault and fault-tolerant strategy for a grid-connected T-type three-level inverter system. In: Energy Conversion Congress and Exposition (ECCE) (2012)
153. Chen, J.; Chen, A.; Xing, X.; Zhang, C.: Fault-tolerant control strategy for T-type three-level inverter with neutral-point voltage balancing. In: Applied Power Electronics Conference and Exposition (APEC), 2017 IEEE, pp. 3420–3425 (2017)
154. Nemade, R.V.; Pandit, J.K.; Aware, M.V.: Reconfiguration of T-type inverter for direct torque controlled induction motor drives under open-switch faults. *IEEE Trans. Ind. Appl.* **53**(3), 2936–2947 (2017)
155. Lee, J.-S.; Lee, K.-B.: An open-switch fault detection method and tolerance controls based on SVM in a grid-connected T-type rectifier with unity power factor. *IEEE Trans. Ind. Electron.* **61**(12), 7092–7104 (2014)
156. Lee, J.S.; Lee, K.B.: Open-switch fault tolerance control for a three-level NPC/T-type rectifier in wind turbine systems. *IEEE Trans. Ind. Electron.* **62**(2), 1012–1021 (2015)
157. June-Seok, L.; Choi, U.-M.; Lee, K.-B.: Comparison of tolerance controls for open-switch fault in a grid-connected T-type rectifier. *IEEE Trans. Power Electron.* **30**(10), 5810–5820 (2015)
158. Lee, J.S.; Lee, K.B.: Tolerance controls for open-switch fault in a grid-connected T-type rectifier at low modulation index. In: Applied Power Electronics Conference and Exposition (APEC), 2014 Twenty-Ninth Annual IEEE, pp. 1846–1851 (2014)
159. Xu, S.; Zhang, J.; Hang, J.: Investigation of a fault-tolerant three-level T-type inverter system. *IEEE Trans. Ind. Appl.* **53**, 4613–4623 (2017)
160. Zhang, W.; Liu, G.; Xu, D.; Hawke, J.; Garg, P.; Enjeti, P.: A fault-tolerant T-type three-level inverter system. In: Applied Power Electronics Conference and Exposition (APEC), 2014 Twenty-Ninth Annual IEEE, pp. 274–280 (2014)
161. He, J.; Weise, N.; Wei, L.; Demerdash, N.A.: A fault-tolerant topology of T-type NPC inverter with increased thermal overload capability. In: Applied Power Electronics Conference and Exposition (APEC), 2016 IEEE, pp. 1065–1070 (2016)
162. He, J.; Katebi, R.; Weise, N.; Demerdash, N.A.; Wei, L.: A fault-tolerant T-type multilevel inverter topology with increased overload capability and soft-switching characteristics. *IEEE Trans. Ind. Appl.* **53**(3), 2826–2839 (2017)
163. Advanced NPC 3-level inverter modules applications notes by Fuji, May 2016. <https://www.fujielectric.com/products/semiconductor/model/igbt/technical/3level.html>

