

C3M0065090D

Silicon Carbide Power MOSFET C3M MOSFET Technology

N-Channel Enhancement Mode

Features

- New C3M SiC MOSFET technology
- High blocking voltage with low On-resistance
- High speed switching with low capacitances
- Fast intrinsic diode with low reverse recovery (Qrr)
- · Halogen free, RoHS compliant

Benefits

- Higher system efficiency
- Reduced cooling requirements
- Increased power density
- Increased system switching frequency

Applications

- Renewable energy
- EV battery chargers
- High voltage DC/DC converters
- Switch Mode Power Supplies

V_{DS}

900 V

I_D @ 25°C

36 A

 $R_{DS(on)}$


 $65 \, \mathrm{m}\Omega$

Package









Part Number	Package
C3M0065090D	TO-247-3

Maximum Ratings ($T_c = 25 \, ^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Value	Unit	Test Conditions	Note
V_{DSmax}	Drain - Source Voltage	900	٧	V _{GS} = 0 V, I _D = 100 μA	
V_{GSmax}	Gate - Source Voltage	-8/+18	٧	Absolute maximum values	
V_{GSop}	Gate - Source Voltage	-4/+15	٧	Recommended operational values	
	Continuous Drain Current	36	А	V _{GS} = 15 V, T _C = 25°C	Fig. 19
I _D		23		V _{GS} = 15 V, T _C = 100°C	
I _{D(pulse)}	Pulsed Drain Current	90	А	Pulse width t _P limited by T _{jmax}	Fig. 22
E _{AS}	Avalanche energy, Single pulse	110	mJ	$I_D = 22A, \ V_{DD} = 50V$	
P _D	Power Dissipation	125	W	T _c =25°C, T _J = 150 °C	Fig. 20
T _J , T _{stg}	Operating Junction and Storage Temperature	-55 to +150	°C		
T _L	Solder Temperature	260	°C	1.6mm (0.063") from case for 10s	



Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	Note	
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	900			٧	V _{GS} = 0 V, I _D = 100 μA		
V	Cata Thuashald Valtaria	1.8	2.1		V V _{DS} = 10V, I _D = 5 mA		Fig. 11	
$V_{GS(th)}$	Gate Threshold Voltage		1.6		V	$V_{DS} = 10V$, $I_D = 5$ mA, $T_J = 150$ °C	Fig. 11	
I _{DSS}	Zero Gate Voltage Drain Current		1	100	μΑ	V _{DS} = 900 V, V _{GS} = 0 V		
I_{GSS}	Gate-Source Leakage Current		10	250	nA	V _{GS} = 15 V, V _{DS} = 0 V		
D	Drain-Source On-State Resistance		65	78	mΩ	V _{GS} = 15 V, I _D = 20 A	Fig. 4,	
R _{DS(on)}	Dialif-Source Off-State Resistance		90		111122	$V_{GS} = 15 \text{ V, } I_D = 20 \text{A, } T_J = 150 ^{\circ}\text{C}$	5, 6	
a .	Transconductance		13.6		S	V _{DS} = 15 V, I _{DS} = 20 A	Fig. 7	
G fs	Transconductance		11.6		3	V _{DS} = 15 V, I _{DS} = 20 A, T _J = 150°C		
C_{iss}	Input Capacitance		660					
Coss	Output Capacitance		60		pF	V _{GS} = 0 V, V _{DS} = 600 V f = 1 MHz V _{AC} = 25 mV	Fig. 17, 18	
C_{rss}	Reverse Transfer Capacitance		4.0					
E _{oss}	Coss Stored Energy		16		μJ	VAC - 25 IIIV		
Eon	Turn-On Switching Energy		225			$V_{DS} = 400 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}, I_{D} = 20\text{A},$	Fig. 26	
E _{OFF}	Turn Off Switching Energy		91		μJ	$R_{G(ext)} = 2.5\Omega$, L= 77 μ H, $T_J = 150$ °C		
t _{d(on)}	Turn-On Delay Time		21			V _{DD} = 400 V, V _{GS} = -4 V/15 V		
t _r	Rise Time		36			I_D = 20 A, $R_{G(ext)}$ = 2.5 Ω, Timing relative to V_{DS} Per IEC60747-8-4 pg 83	Fig. 27	
t _{d(off)}	Turn-Off Delay Time		28		ns			
t _f	Fall Time		25]	Resistive load		
R _{G(int)}	Internal Gate Resistance		4.7		Ω	f = 1 MHz, V _{AC} = 25 mV		
Q_{gs}	Gate to Source Charge		7.5			V _{DS} = 400 V, V _{GS} = -4 V/15 V	Fig. 12	
Q_{gd}	Gate to Drain Charge		12]	nC	I _D = 20 A		
Q_g	Total Gate Charge		30.4]		Per IEC60747-8-4 pg 21		

Reverse Diode Characteristics ($T_c = 25^{\circ}C$ unless otherwise specified)


Symbol	Parameter	Тур.	Max.	Unit	Test Conditions	Note	
,,	Diode Forward Voltage	4.8		V	V _{GS} = -4 V, I _{SD} = 10 A	Fig. 8, 9, 10	
V _{SD}		4.4		V	V _{GS} = -4 V, I _{SD} = 10 A, T _J = 150 °C		
Is	Continuous Diode Forward Current		21	Α	V _{GS} = -4 V	Note 1	
S, pulse	Diode pulse Current		90	Α	V _{GS} = -4 V, pulse width t _P limited by T _{jmax}	Note 1	
t _{rr}	Reverse Recover time	30		ns			
Q _{rr}	Reverse Recovery Charge	134		nC	$V_{GS} = -4 \text{ V, } I_{SD} = 20 \text{ A, } V_{R} = 400 \text{ V}$ dif/dt = 600 A/µs	Note 1	
I	Peak Reverse Recovery Current	7.5		А			

Note (1): When using SiC Body Diode the maximum recommended $V_{\rm GS}$ = -4V

Thermal Characteristics

Symbol	Parameter	Max.	Unit	Test Conditions	Note
$R_{ heta JC}$	Thermal Resistance from Junction to Case	1.0	20.044		E. 01
R _{0JA}	Thermal Resistance From Junction to Ambient	40	°C/W		Fig. 21









Figure 1. Output Characteristics T_J = -55 °C









Figure 3. Output Characteristics T_J = 150 °C

Figure 4. Normalized On-Resistance vs. Temperature







Figure 5. On-Resistance vs. Drain Current For Various Temperatures

Figure 6. On-Resistance vs. Temperature For Various Gate Voltage









Figure 7. Transfer Characteristic for Various Junction Temperatures

Figure 8. Body Diode Characteristic at -55 °C







Figure 9. Body Diode Characteristic at 25 °C

Figure 10. Body Diode Characteristic at 150 °C






Figure 11. Threshold Voltage vs. Temperature

Figure 12. Gate Charge Characteristics







Figure 13. 3rd Quadrant Characteristic at -55 °C

Figure 14. 3rd Quadrant Characteristic at 25 °C







Figure 15. 3rd Quadrant Characteristic at 150 °C

Figure 16. Output Capacitor Stored Energy






Figure 17. Capacitances vs. Drain-Source Voltage (0 - 200V)

Figure 18. Capacitances vs. Drain-Source Voltage (0 - 900V)






Figure 19. Continuous Drain Current Derating vs. Case Temperature




Figure 20. Maximum Power Dissipation Derating vs.

Case Temperature




Figure 21. Transient Thermal Impedance (Junction - Case)




Figure 22. Safe Operating Area




Figure 23. Clamped Inductive Switching Energy vs. Drain Current ($V_{DD} = 600V$)




Figure 24. Clamped Inductive Switching Energy vs.
Drain Current (V_{DD} = 400V)






Figure 25. Clamped Inductive Switching Energy vs. $R_{G(ext)}$




Figure 27. Switching Times vs. R_{G(ext)}




Figure 26. Clamped Inductive Switching Energy vs.
Temperature




Figure 28. Switching Times Definition






Figure 30. Clamped Inductive Switching Waveform Test Circuit






Figure 31. Body Diode Recovery Test Circuit



Package Dimensions

Package TO-247-3






Pinout Information:

- Pin 1 = Gate Pin 2, 4 = Drain
- Pin 3 = Source

	Inc	hes	Millimeters		
POS	Min	Max	Min	Max	
А	.190	.205	4.83	5.21	
A1	.090	.100	2.29	2.54	
A2	.075	.085	1.91	2.16	
b	.042	.052	1.07	1.33	
b1	.075	.095	1.91	2.41	
b2	.075	.085	1.91	2.16	
b3	.113	.133	2.87	3.38	
b4	.113	.123	2.87	3.13	
С	.022	.027	0.55	0.68	
D	.819	.831	20.80	21.10	
D1	.640	.695	16.25	17.65	
D2	.037	.049	0.95	1.25	
E	.620	.635	15.75	16.13	
E1	.516	.557	13.10	14.15	
E2	.145	.201	3.68	5.10	
E3	.039	.075	1.00	1.90	
E4	.487	.529	12.38	13.43	
е	.214	BSC	5.44 BSC		
N		3	3		
L	.780	.800	19.81	20.32	
L1	.161	.173	4.10	4.40	
ØP	.138	.144	3.51	3.65	
Q	.216	.236	5.49	6.00	
S	.238	.248	6.04	6.30	
Т	9°	11°	9°	11°	
U	9°	11°	9°	11°	
V	2°	8°	2°	8°	
W	2°	8°	2°	8°	

Recommended Solder Pad Layout



TO-247-3



Notes

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/ EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Cree representative or from the Product Documentation sections of www.cree.com.

REACh Compliance

REACh substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a Cree representative to insure you get the most up-to-date REACh SVHC Declaration. REACh banned substance information (REACh Article 67) is also available upon request.

This product has not been designed or tested for use in, and is not intended for use in, applications implanted into the human body
nor in applications in which failure of the product could lead to death, personal injury or property damage, including but not limited
to equipment used in the operation of nuclear facilities, life-support machines, cardiac defibrillators or similar emergency medical
equipment, aircraft navigation or communication or control systems, air traffic control systems.

Related Links

- SiC MOSFET Isolated Gate Driver reference design: www.cree.com/power/Tools-and-Support
- Application Considerations for Silicon-Carbide MOSFETs: www.cree.com/power/Tools-and-Support