

Intel Core Ultra 5 125H (Meteor Lake)

COMPUTE TILE

4 x P-Cores

Private 48 KB L1d / 2 MB L2
SMT Enabled (8 threads)

8 x E-Cores

Shared L2 per 4-core cluster
No SMT (8 threads)

18 MB Shared L3 Cache

Interconnect

SoC TILE

2 x LP E-Cores

Shared 2 MB L2 Cache
No SMT (2 threads)

[NO L3 CACHE ACCESS]

L2 misses bypass L3 entirely
and access DRAM directly