EE671: VLSI Design

Assignment 1

Sai Saketika Chekuri 190070054

August 15, 2022

Question 1




Figure 1: Circuit Diagram of Inverter

To get a rise and fall time of 20ps for the square wave, the rise and fall time parameters of pulse input should be 25ns (since 10 to 90 % used for rise/fall time calculation).

We have,

$$au_r \propto \frac{C}{k_p}$$

$$au_f \propto \frac{C}{k_p}$$

Where C includes load and parasitic capacitance. For our calculations however, we take $C \approx C_L$ and therefore $\tau \times k = \text{constant}$.

We keep the lengths at the minimum value of 180 nm, so this simplifies to $\tau \times W = \text{constant}$.

For the default widths given (240nm for both NMOS and PMOS), the rise time is 1200ps and fall time is 424ps.

The desired rise and fall time is $200 + 2 \times 54 = 308ps$.

$$1200 \times 0.24 = 308 \times W_p$$

 $424 \times 0.24 = 308 \times W_n$

These relations give rough estimates of $W_p = 0.935 \mu m$ and $W_n = 0.330 \mu m$. We iterate further by updating values on simulations, and get the final values as:

$$W_p = 1.275 \mu m$$

$$W_n = 0.407 \mu m$$

These values give the following rise and fall times:

inrise = 2.000000e-11
infall = 2.000000e-11
drise = 3.084630e-10
dfall = 3.087791e-10

The differences between calculation and simulation is since we don't account for parasitic capacitances, which themselves depend on W and L, while calculating widths of transistors.




Figure 2: Input and Output Waveforms

```
* Unit Inverter
2 .subckt inv supply Inp Output
_4 .param Len = 0.18U
6 .param Wp = 1.275U Wn = 0.407U
8 .param Area_p = \{2*Len*Wp\} Area_n = \{2*Len*Wn\}
9 .param Per_p = \{2*(Wp + 2*Len)\}\ Per_n = \{2*(Wn + 2*Len)\}
11 MP1 Output Inp Supply Supply cmosp
12 + L = Len W = Wp AD = Area_p AS = Area_p PD = Per_p PS = Per_p
13 MN1 Output Inp 0 0 cmosn
14 + L = Len W = Wn AD = Area_n AS = Area_n PD = Per_n PS = Per_n
15 .ends
17 vdd supply 0 dc 1.8
* Device under test
20 x3 supply Ck dutout inv
* Load Capacitor
23 C3 dutout 0 0.05pF
25 .include models-180nm
*TRANSIENT ANALYSIS with pulse inputs
27 VCk Ck 0 DC 0 PULSE(0 1.8 0nS 25pS 25pS 4nS 8.0nS)
28 .tran 1pS 35nS 0nS
29 .control
30
31 \text{ run}
32 hardcopy 1.ps 4.0+V(Ck) V(dutout)
33 meas tran inrise TRIG v(ck) VAL=0.18 RISE=2 TARG v(Ck) VAL=1.62 RISE=2
34 meas tran infall TRIG v(ck) VAL=1.62 FALL=2 TARG v(Ck) VAL=0.18 FALL=2
35 meas tran drise TRIG v(dutout) VAL=0.18 RISE=2 TARG v(dutout) VAL=1.62
     RISE=2
36 meas tran dfall TRIG v(dutout) VAL=1.62 FALL=2 TARG v(dutout) VAL=0.18
     FALL=2
38 let targ_time = 308e-12
40 print inrise infall drise dfall targ_time
42 .endc
43 .options savecurrents
44 .end
```

Question 2




Figure 3: Static Voltage Transfer Characteristics

The deriv function has been used to find the coordinates at which the gain is -1, and these coordinates have been used to calculate noise margins ($NM_H = V_{OH} - V_{IH}$ and $NM_L = V_{IL} - V_{OL}$)

```
* Unit Inverter
2 .subckt inv supply Inp Output
3
```

```
_{4} .param Len = 0.18U
_{6} .param Wp = 1.275U Wn = 0.407U
8 .param Area_p = \{2*Len*Wp\} Area_n = \{2*Len*Wn\}
9 .param Per_p = \{2*(Wp + 2*Len)\}\ Per_n = \{2*(Wn + 2*Len)\}
11 MP1 Output Inp Supply Supply cmosp
_{12} + L = Len W = Wp AD = Area_p AS = Area_p PD = Per_p PS = Per_p
13 MN1 Output Inp 0 0 cmosn
14 + L = Len W = Wn AD = Area_n AS = Area_n PD = Per_n PS = Per_n
15 .ends
vdd supply 0 dc 1.8
* Device under test
20 x3 supply Ck dutout inv
* Load Capacitor
23 C3 dutout 0 0.05pF
25 .include models-180nm
27 *DC sweep
28 VCk Ck O
30 .dc VCk 0 1.8 0.001
31 .control
32
33 run
35 hardcopy 2.eps V(dutout) vs V(Ck)
37 let deriv_vout = deriv(V(dutout))
38 meas dc vout_l find V(dutout) when deriv_vout = -1 rise = 1
39 meas dc vin_h find V(Ck) when deriv_vout = -1 rise = 1
_{41} meas dc vout_h find V(dutout) when deriv_vout = -1 fall = 1
42 meas dc vin_l find V(Ck) when deriv_vout = -1 fall = 1
44 let NM_H = vout_h - vin_h
45 let NM_L = vin_l - vout_l
47 print NM_H NM_L
48 .endc
49 .options savecurrents
50 .end
```

Question 3

Using the series parallel rules, the circuit diagram of the custom logic gate is as follows:




Figure 4: Logic Gate Design

The scaling is as shown in diagram to account for worst case (B and C's PMOS scaled by 2 since in series, and all NMOS scaled by 2 since 2 in series at a time in the worst case), where W_p and W_n are the lengths of transistors of the inverter in Q1.

Keeping the rise and fall times of input fixed at 20ps, we vary the values of inputs.

A	В	C	Rise Time (in ps)	Fall Time (in ps)
$0 \longleftrightarrow 1$	1	1	335.40	245.83
$0 \longleftrightarrow 1$	0	1	335.40	311.72
$0 \longleftrightarrow 1$	1	0	385.16	343.63
1	$0 \longleftrightarrow 1$	0	359.74	343.63
1	0	$0 \longleftrightarrow 1$	359.74	311.72

```
1 * Unit Inverter
2 .subckt logic_gate supply Inp_A Inp_B Inp_C Output
3
4 .param Len = 0.18U
5
6 .param Wp = 1.275U Wn = 0.407U
7 .param Wp_A = Wp Wp_B = 2*Wp Wp_C = 2*Wp
8 .param Wn_A = 2*Wn Wn_B = 2*Wn Wn_C = 2*Wn
9
10 .param Area_p_A = {2*Len*Wp_A} Area_n_A = {2*Len*Wn_A}
11 .param Area_p_B = {2*Len*Wp_B} Area_n_B = {2*Len*Wn_B}
12 .param Area_p_C = {2*Len*Wp_C} Area_n_C = {2*Len*Wn_C}
13
14 .param Per_p_A = {2*(Wp_A + 2*Len)} Per_n_A = {2*(Wn_A + 2*Len)}
```

```
15 .param Per_pB = \{2*(WpB + 2*Len)\} Per_nB = \{2*(WnB + 2*Len)\}
16 .param Per_p_C = \{2*(Wp_C + 2*Len)\} Per_n_C = \{2*(Wn_C + 2*Len)\}
18 MP_A Output Inp_A Supply Supply cmosp
_{19} + L = Len W = Wp_A AD = Area_p_A AS = Area_p_A PD = Per_p_A PS =
     Per_p_A
21 MP_B o1 Inp_B Supply Supply cmosp
_{22} + L = Len W = Wp_B AD = Area_p_B AS = Area_p_B PD = Per_p_B PS =
     Per_p_B
24 MP_C Output Inp_C o1 Supply cmosp
25 + L = Len W = Wp_C AD = Area_p_C AS = Area_p_C PD = Per_p_C PS =
     Per_p_C
27 MN_A Output Inp_A o2 O cmosn
_{28} + L = Len W = Wn_A AD = Area_n_A AS = Area_n_A PD = Per_n_A PS =
     Per_n_A
29
30 MN_B o2 Inp_B 0 0 cmosn
_{31} + L = Len W = Wn_B AD = Area_n_B AS = Area_n_B PD = Per_n_B PS =
     Per_n_B
33 MN_C o2 Inp_C 0 0 cmosn
_{34} + L = Len W = Wn_C AD = Area_n_C AS = Area_n_C PD = Per_n_C PS =
     Per_n_C
35 .ends
37 vdd supply 0 dc 1.8
* Device under test
40 x1 supply Inp_A Inp_B Inp_C dutout logic_gate
* Load Capacitor
43 C3 dutout 0 0.05pF
44
45 .include models-180nm
47 VA Inp_C 0 DC 0 PULSE(0 1.8 OnS 25pS 25pS 4nS 8.0nS)
48 VB Inp_A 0 1.8
49 VC Inp_B 0 0
51 .tran 1pS 35nS 0nS
52 .control
53 run
54 let Ck = V(Inp_C)
55 meas tran inrise TRIG v(Ck) VAL=0.18 RISE=2 TARG v(Ck) VAL=1.62 RISE=2
meas tran infall TRIG v(Ck) VAL=1.62 FALL=2 TARG v(Ck) VAL=0.18 FALL=2
57 meas tran drise TRIG v(dutout) VAL=0.18 RISE=2 TARG v(dutout) VAL=1.62
     RISE=2
58 meas tran dfall TRIG v(dutout) VAL=1.62 FALL=2 TARG v(dutout) VAL=0.18
     FALL=2
60 print inrise infall drise dfall
62 .endc
63 .options savecurrents
64 .end
```