

EE671: VLSI Design

Assignment 3

Sai Saketika Chekuri
190070054

September 24, 2022

Question 1

The circuit used to measure the required delays is shown below.





Figure 1: Circuit Diagram of testing circuit

The rise and fall delays are summarized in this table. All delays are in units of ps. Rise delay is the delay when input is rising (and output is falling), while fall delay is when input is falling (and output is rising).

# Load Inverters	Rise Delay (in ps)	Fall Delay (in ps)	Average Delay (in ps)
1	41.291	42.451	41.871
2	53.917	54.202	54.059
3	65.827	65.443	65.635
4	77.491	76.623	77.075
5	89.102	87.909	88.505
6	100.737	99.323	100.030
7	112.417	110.918	111.668
8	124.157	122.694	123.425

Slope of line = 1.15899×10^{-11}

Intercept of line = 3.06271×10^{-11}



From this, we know that $\tau = \text{slope}$, and $p_{inv} = \text{intercept}/\text{slope}$ (in units of τ)

$$\tau = 11.5899 \text{ ps}$$

$$p_{inv} = 2.6426\tau = 30.6271 \text{ ps}$$

From Assignment 1, $W_p = 1.275\mu m$ and $W_n = 0.407\mu m$ so $\gamma = 3.133$

```

1 Parastic delay of inverter
2 * Unit Inverter
3 .subckt inv supply Inp Output
4
5 .param Len = 0.18U
6 .param Wp = 1.275U Wn = 0.407U
7 .param Area_p = {2*Len*Wp} Area_n = {2*Len*Wn}
8 .param Per_p = {2*(Wp + 2*Len)} Per_n = {2*(Wn + 2*Len)}
9
10 MP1 Output Inp Supply Supply cmosp
11 + L = Len W = Wp AD = Area_p AS = Area_p PD = Per_p PS = Per_p
12 MN1 Output Inp 0 0 cmosn
13 + L = Len W = Wn AD = Area_n AS = Area_n PD = Per_n PS = Per_n
14 .ends
15
16 * pulse with time period of Trep, rise and fall times = Trep/20
17 .param Trep= 5n
18 .param Trf = {Trep/20.0}

```

```
19 .param Tw = {Trep/2.0 - Trf}
20 .param hival=1.8
21 .param loval=0.0
22 Vpulse pgen 0 DC 0 PULSE({loval} {hival} {Tw} {Trf} {Trf} {Tw} {Trep})
23
24 vdd supply 0 dc 1.8
25
26 *input shaper invs
27 x_i1 supply pgen a inv
28 x_i2 supply a dutin inv
29 x_i3 supply a b inv
30 x_i4 supply a b inv
31 x_i5 supply a b inv
32 c_i c 0 0.1p
33
34
35 * Device under test
36 x_dut supply dutin dutout inv
37
38 * Load Capacitor
39 x_l1 supply dutout c inv
40 x_l2 supply dutout c inv
41 x_l3 supply dutout c inv
42 x_l4 supply dutout c inv
43 x_l5 supply dutout c inv
44 x_l6 supply dutout c inv
45 x_l7 supply dutout c inv
46 x_l8 supply dutout c inv
47
48 *Load on Load
49 x_ll1 supply c d inv
50 x_ll2 supply c d inv
51 x_ll3 supply c d inv
52 x_ll4 supply c d inv
53 c_l d 0 0.1p
54
55 .include models-180nm
56 *TRANSIENT ANALYSIS with pulse inputs
57 .tran 0.5pS {3*Trep} 0nS
58 .control
59
60 run
61 * plot v(dutin) v(dutout)
62 meas tran invdelay1 TRIG v(dutin) VAL=0.9 RISE=2 TARG v(dutout) VAL=0.9
  FALL=2
63 meas tran invdelay2 TRIG v(dutin) VAL=0.9 FALL=2 TARG v(dutout) VAL=0.9
  RISE=2
64
65 let invdelay = (invdelay1 + invdelay2)/2
66 print invdelay
67
68 .endc
69 .options savecurrents
70 .end
```