



- 0/p will be invest of input.




- Applications of NOT cate.


I Not gote as any Oscillator.




- connect odd numbers of NOT gatzs.
- There Propagatom delay Tpl of each NOT gate.

2) Not gate as a Butter






3) Not gate as Bistable multiviborator





- Connect even numbous of
- Three is poopagaton delay of Try for each NOT gate.




**Engineering Funda YouTube Channel** 

Enginearing I Funde You Tube Chancel a








NAND and NOR gate. 57

$$A = \overline{A \cdot B}$$

- NAND and NOR gate are universal gentes.
- In NAND gette, It any Input is "O" then orp will be "1", else 0/p will be "0"

Γ	A	В	7
r	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



- In NOR gate, If any Imput is "1" then o/p will be "O", else o/p will be "1".

A	8	7
0	0	1
0	1	0
1	0	0
ι	1	0

$$Y = A \oplus B$$
  
=  $A\overline{B} + \overline{A}B$ 

- If no of "1" at Input is "1", else output is "0"

A	В	7
0	0	0
0	1	1
1	0	1
1	1	0

- Properties of XOR

$$A \longrightarrow Y = A$$




- It no of "1" at Imput is even, then output is "1", else output is "0".

9	B	7
0	0	1
0	1	0
1	0	0
ι	1	

- Properties of XNOR.




$$A \longrightarrow Y = \overline{A}$$




Examples on XOR and XNOR gete 60

I If the Input to digital Circuit consisting of conscide of 20 XOR genter given. Then the output 7 is




2) For the Output F to be I in the legar Circuit Shown, The Input Combination may be




NOR geste as universal gate 61

A	B	7
O	0	1
U	•	0
11	0	0
l	1	Ø

- NOT geste by NOR geste.





- XOR gate by NOR gete.





- NOR gete as AND gete.

$$Y = \overline{A} + \overline{B} = \overline{A} \cdot \overline{B} = A \cdot B$$











62




- AND gette by NAND gute.



- OR geste by NAND.



- XOR gate by NAND gate.



$$J = (\overline{A} + B) \cdot (\overline{B} + \overline{A}) = (\overline{A}\overline{B} + \overline{A}A + B\overline{B} + BA) = \overline{A}\overline{B} + \overline{A}B$$

$$= \overline{A}\overline{A}\overline{B} + \overline{A}\overline{B} + \overline{A}\overline{B} + \overline{A}B$$

$$= \overline{A}\overline{B} + \overline{A}B$$


Minimum two mput NAND gates for multi mput AND and multi Input NAND gate. 63 - 2(n-1) [ two Up NAND to Implement in Input AND] - 2n-3 [ two VP NAND to Implement in Imput NAND] I HOW many two Input NAND reged to Implement 4 VP AND jute. = 2(n-1)= 2 (4-1) = 6 (NAND gentes (With 21/p)) 2) If we have 4 Input NAND gute, then how many 2 /p NAND gestes are regit to implement it. = 2n - 3= 2x4-3 = 5 (2 Vp NAND gutes). 3) Find two Input NAND gette for given bookean function. A) F = A.B.C.D ( we need I NAND gate for D). - For 4 Input AND gete, 2 Imput NAND gentes = 2(N-1)= 2(4-1) = 6 - Total 2 Up NAND gate = 6+1 = 7 B) F = A. B. C)


( So for A) & C we need too


Alphin gates) - For three Up NAND gette, 2 Imput NAND gates = 2n-3 2 2×3-3 - 50 total 2 Vp NAND gate = 3+2 =5 HO Identity min. too mpt NAND gates. A) Fi = ABC B) F2 = AB, C C) F, = A.B


Minimum Number of 2 Input NAND gate for legical expression I The minimum number of 2 Input NAND gester regel . to implement the fundous 64 F = (a+b) ((+b) 2 4 3) 5 4 6 F = (a+b) ((+b) [ As por De Mergen's thrown a+b = a.b ] a (a.b) ((+b) [ Let A = a-b] [ | NAND for A] = A((+b) [ 4 NAND gates ] 2 (A.C) . (A.b) 2) Minimum 2 Input NAND gates reged to implement the boolean function. [Note: W, X, 7 & Z is available] .F = WXYZ 以 4 到 5 到 6 到 7 f = w872 1 T [ two NAND getter regist for - For four Up AND gate, How many 2 Up NAND gote = WH FB 2(N-1) = 2(4-1) - total NAND gente's = 6+2 = 8 3) Find min. two Vo NAND getes for givon exposurion F = ABCO
(3 NAND gortz). - total NAND gates = 3+5 =8. = 8-3 -5 - For Four Up NAND, HOW many two Up NAND - 27-3

Minimum Numbor of NAND genters For grown beckern on. I) The minimum number of NAND getes regid to implement A + AB + ABC is equal to 일0 일1 일4 일구 65 7 = A + AB + ABC - ATI+B+B(] [ 1+A=17 7 - A 2) Find Minimum NAND gertes for Y = AB + CD. 7 = AB+CD [ As por Pe Morgen's threem AB+CD = AB.CD] [ Hure there is a need of three NAND gester ] 3) Find Minimum number 2 Vp NAND gete sent for Y = AB + BC + CA Y = AB + BC + CA I As per De moogen's throom, AB + BC + CA = AB. BC. CA ] = (AB).(BC).(CA) - [ for AB, BC & CA we need three NAND gentes ] - For three termina NAND, HID muny two turnind NAND Tex. To -) total = 3+3 = 2n - 3= 2×3 -3  $\sim (3)$ 









Stuck at I and Stuck at a Fault in lugic Circuit "Streek at I" - 0/p at given point will stay (1). No matter what is the (10mit Connection "Stuck at 0" + 0/p at given point will stay (0). No matter what of the Consist Connection. It point P is stuck at (0) 1, the orthot W111 7= I be 1. If point P is Stuck of Ex-2 0, the Op will be 1 If point Pis Stuck of CP 1 (1)0, the orp will be to If poin P is strick at 1 then output y =