- > It is Voletile memory.
- -> So, It power is OFF, then duta of RAM will get erused.

SRAM


-> Steltic RAM

- Dynamic RAM

DRAM

-> It is made up of Flip Flap. -> It is made up of Tounsister

wood line. and capacitor.



Bit line. [Read / Write]

[Read / write]

- Faxter
- No med of payrodic retayh.
- hogh cust
- stoueture density is higher
- It needs more power
- -) It generates more heat
- · -) It is need on CPU cache

- slower.
- -) It needs persodre setensh of cupacitor.
- Low Cost.
- of Structure density is lower.
- It needs made power.
- It generates less heat.
- It is used in main memory of Computor.

-> It is non Voletile memory.

-) So, when Power is OFF, content of memory will stay stored.

Rom structure.

= Decoder + Programmble OR gertes.

= AND getes (fixed) + Programmble OR getes.

ROM Size.

> E.g. It Vp = 8, 0/p = 4 thm what is the size of rum

x=8, J=4Size = z^{x} xJ

2 28 X 4 = 1024 bits

= (1074/8) bytes

= 128 hytes.

block.

ROM Classitiations

PROM	- EPROML			
- Pougoammble ROML	- Gousable PROML			
- Initially It is empty - Then we can	- By UV ougs we can easak data.			
Program 17 Once - Data Cun not	- Attor that we am			
he euprased hoor	. this memory			

- EEPROM
- Elabially
- we can
exalc Jeta
Elabially
many times.
- Etticimy of

many times.

- Editioning of
mormony will
deug with
respect to
couse.

- Grase huppons bit by bit.

-flash - Mask memony Rom

- Spreed of - It is promo earn is only.

tuster then - It is
EEPROM. Programmed

- Pater esaic by chip
is done manifectorises.
block by - this form

- this korr)

is masked OFF

dusting

Photolithingsuphy.


-> It is fixed architeture legic device with programmable AND gestes and programmable OR gestes.

- Steps to program PLA

Step-1 Find bootean function from touth table.

A	В	C	1 7 72
0	0	0	0 0
0	0	1	00
0	1	0	0 1
0	1	١	10
1	O	0	00
١	0	١	1 1
١	١	0	00
1	1	1	1 1


71 \BO	_					
A	00	04		10		
0	0	0		0		
1	0	I		0		
Ji = AC + BC						




J2 = AC + ABC


Step 2 Identity no of Input butters.


- we have three input variables. So, we need No of Input buttons = 3





Step-3 Implimentation of booken function in PLA











197

$$\rightarrow$$
 Resolution [Step Size] = $\frac{V_{ret}}{2^n} = \frac{FSV}{2^n-1}$

Where, no number of bits.

- IF gain is K with DAC.
- -s Resolution [Step Size] 2 KV8et = K FGV Zn-1
- Full Scale Voltage FSV = Vrot (2ⁿ-1)

Example of Binary weighted Digital to Analog Conventer Difference of Binary weighted Find the Vmax & Vmin for 11111 Input with binary weighted DAC. Vret = 10 V, RF = R = 1 KL, Resistance to become 21.

Also Find Resolution, Fall Scale Voltage.

Tor
$$V_{max}$$
, $R_F = 1.02 \text{ Ke}$, $R = 0.08 \text{ Ke}$, $a_1 a_2 a_3 a_4 a_4 = 11111$

$$V_{0} = \frac{1}{2} - \frac{1}{2} \left(\frac{1.02}{0.98} \right) \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} \right)$$

$$= -10.0829 \text{ Vol}$$

The Vmin,
$$R_F = 0.48 \text{ KD}$$
, $R_2 = 1.02 \text{ KD}$, $\alpha_1 \alpha_2 \alpha_3 \alpha_4 \alpha_5 = 111111$ Nomin = $-10 \left(\frac{0.48}{1.62} \right) \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} \right)$


$$2 - 9.36759 \text{ Volt}$$

-) Resolution 2 k
$$\frac{Vret}{z^2}$$
 = $\left(\frac{RF}{R}\right)\frac{10}{2^5}$
 $\frac{10}{2^5}$ = 0.3125 Volt

R-2R Luddon Digital to Andrey Conventor DAC [Voltage Switched] RF 111 (MSB) I It was only two Values of fasistor. Hence easy and accupate fabrication can be done. It is cast to scale with respect to number of bits. 3) Impedement of Network is R, regardless of number of bits. -> If a1 =1, a2 = 43 =0 - Voet (2R) 2R+ZR

Engineering Funda YouTube Channel

S Jeon Engine Bruting the Charles and Engine Bruting the Charles and Charles a



200

Example on R-2R Ludder Digital to Analog Conventor.

In R-2R DAC, Find the full Scale output Voltage If Rr. 2KR and R=1K2. Also Find the Output Voltage when the Input is 10110. Assume Vret = 5V. Also Find resolution 4 FSR.

- For Full Scale output, 9,929,3949 = 11111

$$V_{02} - 5 \left(\frac{2}{1}\right) \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32}\right)$$

$$= -10 \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{3} + \frac{1}{16} + \frac{1}{32}\right)$$

$$= -10 \left(\frac{16 + 8 + 4 + 2 + 1}{32}\right)$$

$$= -10\left(\frac{31}{32}\right) = -9.6875$$
 Volt

- For Imput 9,0293949 = 10110

$$V_{0} = -5\left(\frac{2}{1}\right)\left(\frac{1}{2} + \frac{1}{8} + \frac{1}{16}\right)$$

$$= -10\left(\frac{8+2+1}{16}\right)$$

$$= -10\left(\frac{11}{16}\right) = -6.875 \text{ Vol}$$

- Regulatorn (Step Stree) =
$$K \frac{\sqrt{n4}}{2^n}$$

$$= \left(\frac{RF}{R}\right) \left(\frac{V_{M}}{2^n}\right)$$


$$= \left(\frac{2}{1}\right) \left(\frac{5}{2^5}\right) = \frac{10}{32} = 0.3125 \text{ Voit}$$


- Full Scale Range =
$$V_{R4}\left(\frac{RF}{R}\right)\left(\frac{2^{N}-1}{2^{N}}\right)$$

= $5\left(\frac{2}{1}\right)\left(\frac{2^{N}-1}{2^{N}}\right)$
= $10\left(\frac{31}{32}\right)$

R-2R Ludden Digital to Analog Conventin Dite [Current Switched] 201 \rightarrow I = $\frac{V}{R_{cq}}$ = $\frac{V}{R}$ -> Vo - - I'RF - - [93(是) + 92(是) + 91(号)] RF = - [93 + 42 + 91] I PF Vo = - [93 + 92 + 91 8] V (FF) → Vo = - V (PF) [41 + 92 + 93] [Voltage Switched HR]. RIKE, PPOLKE, 939291 = 110, Vo= 9 Vo 2 - [93 + 92 + 93] V (RF)


2 - 3 V





If Vin > York, Comparator 0/p = + Ve (logic 1), Counter = up

If Vorse < Vin, Comparator 9/p = - Ve (lagric 0), Counter = Documented During transition from 0 to 1 and 1 to 0 at 0/p cofe comparator, Conford (Iscuit provided Latch digital 0/p.



- Highest convension time Tecmax) = (2N-1) Teck.
- Sampling time Ts = Tc + Td

It is due to Acquisition time and component delay.

- For unitorm sampling Ts = Trimux)
- Jumpling tray to Is.
- As per Nyquist sampling theorm $f_s \ge 2 \, f_m = 1 \, f_m \le \frac{1}{2T_s}$

1) Consider following ADC

- @ Successive Approximation type ADC
- 6) Dual Slope ADC
- @ flash ADC.

Find Max. Convoision time for above ADC with 8 bits.

→ N= 8 bits.

a) Tmax = N Tak. b) Tmax = 2 Tak G Tmax - Tak = TCLK = 8 Tell = SI2 TCLK

21 No of comparators in 4 bits flush ADC is 15

= 2N-1 = 24-1

3) A 12 bit ADC is Openating with clock of late Clock period & total conversion time is seen to be 14 usec. The ADC must be

- a flush ADC
- 6 Counton type [Note take Cioonit delay = 80 sec]
- © Succestie Approximation type
 - @ Dual Slope
- -> Flash ADC Tmox = Take = lake + 2 eisec = 3 eisec
- -1 Countre ADL Trux = (2N-1) Tax. = (212-1) 1 elsec + 24/sec
 - = 4095+2 = 4097 use

- Surerive App. ADC Tmax = NTak

= 12×1 atec+ 2 atec = 14 usec.

-> Dul Slope ADC Timex = 2 Nt1 Tax = 213 Tax + 24 Fee = 8194 acker

4) The resolution of 4 bits ADC is 0.5 voit for Andry Voltage 6.6 Volt, The digital % will be. ____

and the second to

The second of th

and the state of the

- → △ = 0.5 Valt
- V = 6.6 Valt
- -) No of Steps = $\frac{V}{\Delta} = \frac{6.6}{0.5} = 13.2 = 13$
- -) Digital data = 1101