Design of Input/Output Buffer

ECE-611 (Memory Design and Test)

Saksham Gupta (2019199)

Samaksh Gupta (2019200)

Divya Sareen (MT21216)



INDRAPRASTHA INSTITUTE of INFORMATION TECHNOLOGY **DELHI**



Problem Statement



- ◆ Scan chain on inputs, BIST mux, T bypass, input capacitance <15fF.
- ♦ Hold time: -ve at FF/1.32/-40 for all bits
- ♦ Setup time : To be within 500 ps at SS/1.08/125 for all bits.
- ♦ Implement a scan chain with 32 flip flops + 1 at the end.
- ◆ Sc_en signal controls if the data would be passed sequentially or loaded parallely.
- ♦ Mask Bit decides if we have to perform the 'write' or not.
- ◆ Test Mode has to be created to pass Test Data. Odd | Even pins.
- ★ T_by-pass mode to check the functionality of any combinational logic at the output of the memory latch.
- ◆ Ensure the D-FF at the end (farthest from the clock) doesn't contain a hold violation.


Challenges



- → How to use the masking-bit in a combinational logic with the data-bit, and how the output of this logic is to be used.
- → Multiple MUX and Flip-Flop styles possible.
- → Understanding BIST Mux, Bypass mode in memory and scan chain functionalities
- → Understanding of Negative Hold Time
- → Making Layout with minimal area, cleaning DRCs and LVS

WORKING






DESIGN SCHEMATIC


OVERVIEW





X- CIRCUIT








TG (Pmos, Nmos): 0.675, 0.675 NAND(Pmos, Nmos): 0.27, 1.35 Inverter(Pmos, Nmos): 0.27, 0.135 Flip Flop(Pmos, Nmos): 0.27, 0.54


Virtuoso Layout and Schematic (2 Cells)












Masking






T_by_Pass Disabled






Scan Mode Propagation of WD Signal
















TEST ENABLE: EVEN-ODD PINS





T_by_Pass and Parallel Loading





Verification Plan




- → SS, 1.08, 125 for Setup Time | FF, 1.32, -40
- → CRC Pi model on the clock for the last flip flop.
- → Results that you need to measure
 - ♦ Setup Time to be less than 500ps: 255ps
 - ♦ Hold Time -ve: -40ps
 - lack Clk \rightarrow Wd delay: 60ps
 - Cell Area: 5.8 X 11= 63.8u²
 - → Cell refers to [Mux2, 2-Mux3, 2-Flip Flops, 2 Nand Gates]
 - → We have 33 such cells in out design.
 - → Tested Functionality of :-
 - ◆ Sc_en Mux
 - ◆ T-by_pass Mux
 - ◆ D- Latch
 - ◆ Mask Comb Logic
 - Combination of all these individual elements.

RESULTS

Setup Time : SS || 1.08 || 125



Data transitions 250ps before the clock edge.




Setup Violated

Setup Time : SS || 1.08 || 125



Data transitions 260ps before the clock edge.



Setup much within 500ps (255ps)

Hold Time: FF | 1.32 | -40




Data Transitions 20ps after the clock edge.



Hold Time: FF | 1.32 | -40




Data Transitions along with clock edge.



Hold Time: FF | 1.32 | -40



Data Transitions 40ps before the clock edge.




No Violation

Hold Time: FF || 1.32 || -40



Data Transitions 40ps before the clock edge.



CLK → WD DELAY





~6ops: 50% (rise) < - > 50% (fall)

Conclusions and Future Plans



- Technical Conclusions
 - Worked: Functionality and Specification of the design.
 - Didn't Work: Metal Layers, Area Optimization, Multiple Designs.
 - O Answer the Whys?
- Emphasise on learning from the project
 - Gained knowledge about the various Testing Infrastructures
 - More elaborate design with multiple metal layers and longer rails.
 - Creating instances, repeating units and doing smart work.
- Future plans
 - We can try another model in which we use only one scan chain and use combinational logic to evaluate 'masking' before. Would lead to an increase in set-up time but reduction of area.
- Special Thanks to Belal Sir for constant guidance and support

References



- https://www.researchgate.net/figure/Transmission-gate-based-41-MUX_fig5_25_7799438
- https://www.researchgate.net/figure/21-MUX-using-CMOS-logic-only_fig4_3492
 11497
- https://www.electronics-tutorial.net/Digital-CMOS-Design/Pass-Transistor-Logic/ 4-1-multiplexer-using-CMOS-logic/
- https://www.ijtsrd.com/papers/ijtsrd30554.pdf
- https://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.84.6254&rep=rep1& type=pdf
- https://www.researchgate.net/publication/320065130 Schematic Design and L ayout of Flipflop using CMOS Technology