

A report on

***Custom Layout and Schematic Design of a Multi-fingered CMOS
inverter for driving a load capacitance of 1pF***

By

Akshit Goel	2016A3PS0317P
Saksham Consul	2016A8PS0424P
Nishad Sahu	2016A3PS0215P

Submitted in partial fulfillment of the course

EEE F313/ INSTRF313 – Analog & Digital VLSI Design

Under the Guidance of

Prof. Anu Gupta
Instructor In-charge *EEE F313/ INSTR F313*
EEE Department, BITS Pilani, Pilani Campus



Birla Institute of Technology and Science, Pilani

August- September 2018

Acknowledgement

We would like to thank Dr. Anu Gupta, Dr Nitin Chaturvedi and the entire ADVD team for their constant guidance and support in the project work.

We are also thankful to the TAs; Siddhant Gangwal, Raveesh Garg and Mohit Garg for their help with software related issues and understanding of the various protocols.

Contents

- 1. Problem Statement and Interpretation**
- 2. Calculation of design parameters W_p/W_n and $(W/L)_n$**
- 3. Custom Layout Design**
 - I. Layout
 - II. DRC
 - III. LVS
 - IV. PEX extraction
- 4. Schematic Level Simulation**
 - I. Plot the energy and delay graph
 - II. Plot the short circuit and switching power graph.

1. Problem Statement and Interpretation

Design a CMOS Inverter at 500MHz with load capacitance of 10pF.

(a)Plot the energy and delay graph.

(b)Plot the short circuit and switching power graph.

Model File – tsmc018 (180nm technology)

Supply voltage – 1.8 V

Interpretation –

CMOS inverter is the best topology for achieving high voltage swing and minimum delay because of the combination of complementary Pull up and Pull down network. This is why it is one of the most used topology in ICs all over the world. The specification of the inverter given in the question has high frequency as well as a high capacitive load. Initial pen-paper calculations and simulation have yielded a (W/L)_p ratio of around 600 using 180 nm technology. So, as it will lead to around 30 fingers which can be cumbersome for the layout, in consultation with course IC Prof. Anu Gupta we decided to work with 1pF capacitor load.

2. Calculation of design parameters

a. Approximation of W_p/W_n for equal drive capability

Concept Used:

- Maximum drive current is at threshold switching voltage which is at $V_{dd}/2$ for a CMOS with equal drive capability
- $T_{PHL} = T_{PLH}$ at equal drive capability




Fig 1: Initial value for W_p/W_n obtained is 3.2




Fig 2: Delay analysis using $W_p/W_n = 3.2$, $(W/L)_n = 50$

From figure 1

$T_{PHL} = 0.19 \text{ ns}$ (NMOS 'ON')

$T_{PLH} = 0.15 \text{ ns}$ (PMOS 'ON')

So, the drive capability of NMOS is less so we need to increase W_n , keeping W_p same. Our final aim is to achieve delay = 0.15 ns which is 7.5 % of the time period, so we increase W_n to 10800N i.e $(W/L)_n=60$.




Fig 3: Delay analysis using $W_p/W_n = 2.67$, $(W/L)_n=60$

From figure 3

$T_{PHL} = 0.16 \text{ ns}$ (NMOS 'ON')

$T_{PLH} = 0.15 \text{ ns}$ (PMOS 'ON')

So, the drive capability of NMOS is still slightly less. So we need to increase W_n and decrease W_p in order to avoid large diffusion area size.




Fig 4: Delay analysis using $W_p/W_n = 2.42$, $(W/L)_n = 62$

From figure 4

$T_{PHL} = 0.15 \text{ ns}$ (NMOS 'ON')

$T_{PLH} = 0.15 \text{ ns}$ (PMOS 'ON')

So, the drive capability of NMOS and PMOS are equal. Hence, these are the values which will be used in making the layout.

$L = 180 \text{ nm}$

$W_n = 62 \times 180 \text{ nm} = 11,160 \text{ nm}$

$W_p = 2.42 \times 11,160 = 27000 \text{ nm (approx)}$

3. Custom Layout Design

a. Layout




Fig 5: Multi-Fingered Layout using 4 Metal File in Virtuoso Cadence

PMOS has 10 fingers each having $W/L = 2700/180 = 15$

So, $(W/L)_p = 150$

NMOS has 4 fingers each having $W/L = 2790/180 = 15.5$

So, $(W/L)_n = 62$

Hence, $W_p/W_n = 2.42$

b. DRC




Fig 6: Running Design Rules Check (DRC) using Calibre

DRC was passed successfully (i.e all errors except density errors were removed) and at the same time, care was taken to ensure minimum area to decrease parasitics. Result of this can be seen in PEX section where we obtained output capacitance due to parasitics in Femto Farads in spite of having a multi-fingered layout which occupies large area.

c. LVS




Fig 7: Running Layout VS Schematic (LVS) Check using Calibre

Schematic used for LVS -





Fig 8: Schematic for LVS

(CLoad was removed)

LVS was done successfully.

Parasitic Extraction (PEX) using Calibre



Applications Places System 5:08 PM

PEX Netlist File - inverter.pex.netlist

File Edit Options Windows

```
* File: inverter.pex.netlist
* Created: Tue Oct 16 17:07:38 2018
* Program "Calibre xRC"
* Version "v2012.2_36.25"
*
*include "inverter.pex.netlist.pex"
*subckt inverter VDD OUT GND IN
*
* IN IN
* GND GND
* OUT OUT
* VDD VDD
Mtn N_OUT_Mtn d N_IN_Mtn g N_GND_Mtn s N_GND_Mtn b nch L=1.8e-07 W=2.79e-06
+ AD=1.11042e-12 AS=2.26269e-12 PD=3.586e-06 PS=7.202e-06 NRD=0.142652
+ NRS=0.290681
Mtn04 N_OUT_Mtn04 d N_IN_Mtn04 g N_GND_Mtn04 s N_GND_Mtn04 b nch L=1.8e-07
+ W=2.79e-06 AD=1.11042e-12 AS=1.12158e-12 PD=3.586e-06 PS=3.594e-06
+ NRD=0.142652 NRS=0.144086
Mtn03 N_OUT_Mtn03 d N_IN_Mtn03 g N_GND_Mtn03 s N_GND_Mtn03 b nch L=1.8e-07
+ W=2.79e-06 AD=1.11042e-12 AS=1.12158e-12 PD=3.586e-06 PS=3.594e-06
+ NRD=0.142652 NRS=0.144086
Mtn02 N_OUT_Mtn02 d N_IN_Mtn02 g N_GND_Mtn02 s N_GND_Mtn02 b nch L=1.8e-07
+ W=2.79e-06 AD=1.11042e-12 AS=2.27943e-12 PD=3.586e-06 PS=7.214e-06
+ NRD=0.142652 NRS=0.292832
Mtp N_OUT_Mtp d N_IN_Mtp g N_VDD_Mtp s N_VDD_Mtp b pch L=1.8e-07 W=2.7e-06
+ AD=1.0773e-12 AS=2.167e-12 PD=3.498e-06 PS=7.02e-06 NRD=0.147778 NRS=0.3
Mtp010 N_OUT_Mtp010 d N_IN_Mtp010 g N_VDD_Mtp010 s N_VDD_Mtp010 b pch L=1.8e-07
+ W=2.7e-06 AD=1.0773e-12 AS=1.0044e-12 PD=3.498e-06 PS=3.444e-06 NRD=0.147778
+ NRS=0.137778
Mtp09 N_OUT_Mtp09 d N_IN_Mtp09 g N_VDD_Mtp09 s N_VDD_Mtp09 b pch L=1.8e-07
+ W=2.7e-06 AD=1.0746e-12 AS=1.0044e-12 PD=3.496e-06 PS=3.444e-06 NRD=0.147407
+ NRS=0.137778
Mtp08 N_OUT_Mtp08 d N_IN_Mtp08 g N_VDD_Mtp08 s N_VDD_Mtp08 b pch L=1.8e-07
+ W=2.7e-06 AD=1.0746e-12 AS=1.0854e-12 PD=3.496e-06 PS=3.504e-06 NRD=0.147407
+ NRS=0.148889
Mtp07 N_OUT_Mtp07 d N_IN_Mtp07 g N_VDD_Mtp07 s N_VDD_Mtp07 b pch L=1.8e-07
+ W=2.7e-06 AD=1.0746e-12 AS=1.0854e-12 PD=3.496e-06 PS=3.504e-06 NRD=0.147407
+ NRS=0.148889
Mtp06 N_OUT_Mtp06 d N_IN_Mtp06 g N_VDD_Mtp06 s N_VDD_Mtp06 b pch L=1.8e-07
+ W=2.7e-06 AD=1.0746e-12 AS=1.1124e-12 PD=3.496e-06 PS=3.524e-06 NRD=0.147407
+ NRS=0.152593
Mtp05 N_OUT_Mtp05 d N_IN_Mtp05 g N_VDD_Mtp05 s N_VDD_Mtp05 b pch L=1.8e-07
+ W=2.7e-06 AD=1.0746e-12 AS=1.1124e-12 PD=3.496e-06 PS=3.524e-06 NRD=0.147407
+ NRS=0.152593
```

Edit Row 16 Col 73

File Management... [Terminal] [Calibre Inte...] [virtuoso] [LSW] [inverter] [netlist.cir (~...)] [Calibre Inte...] [PEX Netlist F...] [Calibre Inte...]

Applications Places System 10:12 AM

Calibre - RVE v2012.2_36.25 : svdb inverter

File View Highlight Tools Window Setup Help

Find:

Navigator

Results

- Extraction Results
- Parasitics
- Reports
 - Extraction Report lvs.rep.ext
- Rules
 - Rules File _calibre.rcx_
- View
 - Info
 - Finder
 - Schematics
- Setup
 - Options

inverter x

No.	Layout Net	R Count	C Total (F)	CC Total (F)	C+CC Total (F)
1	1	30	7.21709E-16	1.12825E-15	1.84996E-15
2	2	32	9.28498E-17	1.48660E-15	1.57945E-15
3	3	19	6.33180E-16	3.85976E-16	1.01916E-15
4	4	53	1.01638E-15	7.42131E-16	2.55308E-15

Find Nets: Coupling to: All Nets

VNC [VNC Se...] 2016a3... [Terminal] [virtuoso] [LSW] [inverter] [Calibre I...] [Netlist Fil...] [Calibre I...] [PEX Netli...] [Calibre -...]

No.	Layout Net	Source Net	R Count	C Total (F)	CC Total (F)	C+CC Total (F)
1	Vdd	VDD	32	7.21712E-16	1.12829E-15	1.85000E-15
2	out	OUT	33	8.55601E-17	1.48696E-15	1.57252E-15
3	Gnd	GND	20	6.33178E-16	3.85711E-16	1.01889E-15
4	in	IN	57	1.79067E-15	7.38024E-16	2.52870E-15

FIG 9 : PEX Extraction (above 5 figures)

So, final output capacitance of was obtained as 1.57e-15 which is negligible compared to 1 pF CLoad i.e. 0.15% of the Load capacitance.

4. Schematic Circuit Simulations




Fig 10: Schematic of the inverter




Fig 11: Voltage Transfer characteristics (VTC)

a. Plot the energy and delay graph

Delay graphs





Fig 12: Delay Calculation using ELDO SPICE and Ezwave including PEX extracted parasitic capacitances and Load Capacitance of 1pF






Fig 13: Delay Calculation using Spectre including the Load capacitance of 1pF

Energy Graph




Fig 14: Energy = $0.5 \times C_{out} \times V_{out}^2$

b. Plot the short circuit and switching power graph.

Short Circuit Power Graph.




Fig 15: SC Power = $I_{DS} \times V_{DD}$

Switching or Dynamic Power Graph




Fig 16: Switching power = (SP) x V_{DD} x V_{OUT} x C_{LOAD} x Frequency

For inverter Switching probability = 1

