

VGA Interfacing with FPGA

Under supervision of
Dr S.K. Sahoo
(HOD, EEE Department, BPHC)

By
Aarnav Sanghvi (2020A3PS2119H)
Saksham Yadav (2020A8PS2156H)
Darshan Bagrecha (2020A8PS2153H)

Table Of Contents

Need to Study

Introduction

Pinout Diagram And Schematic

Active region

Components

Working


Signal Timing

Theory of Operation

Code Screenshots

Schematic

Power Utilization





NEED FOR THE STUDY

The objective is to make a video card that stores a low-bit (low resolution and colour-accurate) image and a VGA interface to display on an LCD monitor. As we know, VGAs are used in old displays as a medium to transmit data to be displayed.

A stand-alone VGA interface cannot display anything; thus, a supporting graphics card or video card is required to fetch and send the data in proper order. This project could be extended to output a simple game on a screen and can be played by user input from FPGA.

INTRODUCTION

VGA, an abbreviation of Video Graphics Array, is a connector that displays content on analog screens.

VGA is a 15-pin connector that can display at different resolutions and refresh rates.




Pinout diagram and schematics



- Pin 1 RED Red pixel value
- Pin 2 GREEN Green pixel value
- Pin 3 BLUE Blue pixel value
- Pin 4 ID2/RES N/A
- Pin 5 GND Ground (H-sync)
- Pin 6 RED_RTN Red return
- Pin 7 GREEN_RTN Green return
- Pin 8 BLUE_RTN Blue return
- Pin 9 KEY/PWR
- Pin 10 GND Ground (V-sync)
- Pin 11 ID0/RES N/A
- Pin 12 ID1/SDA N/A
- Pin 13 HSYNC Horizontal Sync
- Pin 14 VSYNC Vertical Sync
- Pin 15 ID3/SCL N/A

Active Area





WORKING

The horizontal and vertical sync signals are digital waveforms that synchronise the signal timing with the monitor. In simple words, horizontal and vertical sync with the pixel clock results in displayed pixel coordinates.

Since these are digital signals, they are provided directly by the FPGA. The colour magnitudes, i.e. R, G and B, are 0V-0.7V analog signals.




Signal Timing

VGA interface works on standardised modes, with a specific resolution and refresh rate. Each mode has defined timing parameters and frequency. The appendix in the next slide lists the signal timing specifications for numerous VGA modes.


Signal Timing

Resolution	Refresh Rate (Hz)	Pixel Clock (MHz)	Horizontal (pixel clocks)				Vertical (rows)				Hsync Polarity	Vsync Polarity
			Display	Front Porch	Sync Pulse	Back Porch	Display	Front Porch	Sync Pulse	Back Porch		
640x350	70	25.175	640	16	96	48	350	37	2	60	p	n
640x350	85	31.5	640	32	64	96	350	32	3	60	p	n
640x400	70	25.175	640	16	96	48	400	12	2	35	n	p
640x400	85	31.5	640	32	64	96	400	1	3	41	n	p
640x480	60	25.175	640	16	96	48	480	10	2	33	n	n
640x480	73	31.5	640	24	40	128	480	9	2	29	n	n
640x480	75	31.5	640	16	64	120	480	1	3	16	n	n
640x480	85	36	640	56	56	80	480	1	3	25	n	n
640x480	100	43.16	640	40	64	104	480	1	3	25	n	p
720x400	85	35.5	720	36	72	108	400	1	3	42	n	p
768x576	60	34.96	768	24	80	104	576	1	3	17	n	p
768x576	72	42.93	768	32	80	112	576	1	3	21	n	p
768x576	75	45.51	768	40	80	120	576	1	3	22	n	p
768x576	85	51.84	768	40	80	120	576	1	3	25	n	p
768x576	100	62.57	768	48	80	128	576	1	3	31	n	p
800x600	56	36	800	24	72	128	600	1	2	22	p	p
800x600	60	40	800	40	128	88	600	1	4	23	p	p
800x600	75	49.5	800	16	80	160	600	1	3	21	p	p
800x600	72	50	800	56	120	64	600	37	6	23	p	p
800x600	85	56.25	800	32	64	152	600	1	3	27	p	p
800x600	100	68.18	800	48	88	136	600	1	3	32	n	p
1024x768	43	44.9	1024	8	176	56	768	0	8	41	p	p
1024x768	60	65	1024	24	136	160	768	3	6	29	n	n
1024x768	70	75	1024	24	136	144	768	3	6	29	n	n


Theory of Operation




Code Screenshots



Code Screenshots - Clock Design




Code Screenshots- Vertical Counter



```
10: h_counter.v
C:\Users\admin\Desktop\VGA_interface\VGA_interface\srcs\sources_1\hnewh_counter.v


10: /*
11:  * h_sync info:
12:  * pixel clk = 100MHz
13:  * display = 1152 ticks
14:  * front porch = 66 ticks
15:  * sync pulse = 128 ticks
16:  * back porch = 256 ticks
17:  * TOTAL = 1600 ticks
18: */
19: /*
20:  * h_sync info 200MHz:
21:  * pixel clk = 200MHz
22:  * display = 640 ticks
23:  * front porch = 16 ticks
24:  * sync pulse = 96 ticks
25:  * back porch = 48 ticks
26:  * TOTAL = 800 ticks
27: */
28: module h_counter (clk, display, front_porch, sync_pulse, back_porch, h_pixel);
29:     input wire clk;
30:     output reg display, front_porch, sync_pulse, back_porch;
31:     output reg [10:0] h_pixel;
32:
33:     initial
34:     begin
35:         h_pixel = 1'b0;
36:         display = 1'b1;
37:         front_porch = 1'b0;
38:         sync_pulse = 1'b1;
39:         back_porch = 1'b0;
40:     end
41:     always @(posedge clk)
42:     begin
43:         if (h_pixel == 799)
44:         begin
45:             display = 1'b1;
46:             front_porch = 1'b0;
47:             sync_pulse = 1'b1;
48:             back_porch = 1'b0;
49:
50:             h_pixel = 1'b0;
51:         end
52:         else if (h_pixel >= 752)
53:         begin
44:             display = 1'b0;
45:             front_porch = 1'b0;
46:             sync_pulse = 1'b1;
47:             back_porch = 1'b1;
48:
49:             h_pixel = h_pixel + 1;
50:         end
51:         else if (h_pixel >= 656)
52:         begin
53:             display = 1'b0;
54:             front_porch = 1'b0;
55:             sync_pulse = 1'b0;
56:             back_porch = 1'b1;
57:
58:             h_pixel = h_pixel + 1;
59:         end
60:     end
61: endmodule
```

Code Screenshots- Horizontal Counter




```
1: /*
2:  * v_sync info:
3:  * pixel clk = 108MHz
4:  * display = 864 ticks
5:  * front porch = 1 ticks
6:  * sync pulse = 3 ticks
7:  * back porch = 32 ticks
8:  * TOTAL = 900 ticks
9:  */
10: /*
11:  * v_sync info:
12:  * pixel clk = 288MHz
13:  * display = 480 ticks
14:  * front porch = 10 ticks
15:  * sync pulse = 2 ticks
16:  * back porch = 33 ticks
17:  * TOTAL = 528 ticks
18:  */
19: module v_counter (clk, display, front_porch, sync_pulse, back_porch, v_pixel);
20:     input wire clk;
21:     output reg display, front_porch, sync_pulse, back_porch;
22:     output reg [8:0] v_pixel;
23:
24:     initial
25:     begin
26:         v_pixel = 9'b0;
27:         display = 1'b1;
28:         front_porch = 1'b0;
29:         sync_pulse = 1'b1;
30:         back_porch = 1'b0;
31:     end
32:     always @(negedge clk)
33:     begin
34:         if (v_pixel == 524)
35:         begin
36:             display = 1'b1;
37:             front_porch = 1'b0;
38:             sync_pulse = 1'b1;
39:             back_porch = 1'b0;
40:
41:             v_pixel = 9'b0;
42:         end
43:         else if (v_pixel >= 492)
44:         begin
45:             display = 1'b0;
46:             front_porch = 1'b0;
47:             sync_pulse = 1'b1;
48:             back_porch = 1'b1;
49:
50:             v_pixel = v_pixel + 1;
51:         end
52:         else if (v_pixel >= 490)
53:         begin
54:             display = 1'b0;
```


Schematic



Schematic




Waveform



Power Utilization

Package x Device x h_counter_tb.v x v_counter.v x h_counter.v x clk.v x VGA.v x Project Summary x ? □ ↗

Overview | Dashboard

Summary:  1 warning
[Implemented DRC Report](#)

Timing

Worst Negative Slack (WNS): NA
Total Negative Slack (TNS): NA
Number of Failing Endpoints: NA
Total Number of Endpoints: NA
[Implemented Timing Report](#)

Utilization Post-Synthesis | **Post-Implementation**


Graph | **Table**

Resource	Utilization	Available	Utilization %
LUT	37	53200	0.07
FF	29	106400	0.03
IO	15	200	7.50
BUFG	1	32	3.13


Power Summary | On-Chip

Total On-Chip Power: **2.015 W**
Junction Temperature: **48.2 °C**
Thermal Margin: 36.8 °C (3.1 W)
Effective θ_{JA} : 11.5 °C/W
Power supplied to off-chip devices: 0 W
Confidence level: [Low](#)
[Implemented Power Report](#)

Power Utilization



Power Utilization





CONCLUSION

VGA interface is one of many video interfaces used in this modern world. It is widely used in old generation HD and CRT monitors.

They were the standard interface back then but now is replaced by new standards like HDMI and DisplayPort.

This project helped us understand the working of CRT monitors and how to raster pixels on a screen. Along with these, we also learned how to transmit colour data to any monitor and how to read data sheets to implement something on your own.

Verilog codes and concepts taught in the FPGA Lab coursework helped us implement this project and its code from scratch.



REFERENCES

<https://forum.digikey.com/t/vga-controller-vhdl/12794>

https://en.wikipedia.org/wiki/VGA_connector

<https://www.pcmag.com/encyclopedia/term/vga>

<https://youtu.be/l7rce6lQDWs>

<https://www.slideshare.net/sskrishnajith/snake-game-on-fpga-in-verilog>