

ASSIGNMENT 01

Q1 Convert the following pairs of decimal numbers to 5 bit signed 2's complement binary numbers and add them. State whether or not overflow occurs in each case.

Ans: i) 5 and 10 :

$$\begin{array}{r} 00101 \\ + 01010 \\ \hline 01111 \end{array} = +5$$

$$\begin{array}{r} 00101 \\ + 01010 \\ \hline 01111 \end{array} = +10$$

$$\begin{array}{r} 00101 \\ + 01010 \\ \hline 01111 \end{array} = +15$$

Result : There is no overflow.

ii) 14 and 11 :

$$\begin{array}{r} 01110 \\ + 01011 \\ \hline 11001 \end{array} = +14$$

$$\begin{array}{r} 01110 \\ + 01011 \\ \hline 11001 \end{array} = +11$$

$$\begin{array}{r} 01110 \\ + 01011 \\ \hline 11001 \end{array} = +25$$

Result : There is no overflow.

iii) -5 and 7 :

$$\begin{array}{r} 11011 \\ + 00111 \\ \hline 100010 \end{array} = 2^5 \text{ complement} = -5$$

$$\begin{array}{r} 11011 \\ + 00111 \\ \hline 100010 \end{array} = +7$$

$$\begin{array}{r} 11011 \\ + 00111 \\ \hline 100010 \end{array} = +2$$

$$\begin{array}{r} 11011 \\ + 00111 \\ \hline 100010 \end{array} \text{ discard} = A$$

Result : There is an overflow, so its discarded.

iv) -10 and -23 :

$$\begin{array}{r} 10110 \\ + 10011 \\ \hline 101001 \end{array} = 2^5 \text{ complement} = -10$$

$$\begin{array}{r} 10110 \\ + 10011 \\ \hline 101001 \end{array} = 2^5 \text{ complement} = -23$$

$$\begin{array}{r} 10110 \\ + 10011 \\ \hline 101001 \end{array} = -2$$

$$\begin{array}{r} 10110 \\ + 10011 \\ \hline 101001 \end{array} \text{ discard} = A$$

Result : There is an overflow, so its discarded.

Q2 Multiply each of the following pairs of signed 2's complements number using Booth's Multiplication Algorithm:
 A = multiplicand.
 B = Multiplier

Ans: i) $A = 010111$, $B = 110110$

- 110110
- $\underbrace{\quad\quad\quad}_{0-1+10-1}$
- 0 Recoded Multiplier

- $A = 2^5 \text{ complement} = 10100$

$$\begin{array}{r}
 010111 \\
 * 0-1+10-10 \\
 000000000000 \\
 11111101001x \\
 0000000000xx \\
 000010111xxx \\
 11101001xxxx \\
 0000000xxx \\
 \hline
 111100011010
 \end{array}$$

discarded

Answer: 111100011010

ii) $A = 110011$, $B = 101100$

- 101100
- $\underbrace{\quad\quad\quad}_{-1+10-100}$
- Recoded Multiplier

- $A = 2^5 \text{ complement} = 001101$

11110011 11100101 (vi)

* -1+10-10

0000000000000

000000000000X

0000001101XX

0000000000XX

11110011XXXX*

0001101XXXXXX

~~1000100000100~~

~~↓ discarded~~

Answer = 000100000100

iii) A = 110101 B = 1011011

• 0 1 1 0 1 1 0
 +1 0 -1 +1 0 -1

A 2's complement: 0010111

Recoded Multiplier

000000001011000

000000000000X

1111110101XX

000001011XXX

00000000XXXX

1110101XXXXXX

11110110101111

~~↓ discarded~~

Answer = 111011010111

iv) $A = 001111, B = 001111$

• $\begin{array}{r} 001111 \\ \underbrace{\quad\quad\quad}_{0+1000-1} \end{array}$

$A'2^3$ complement = 110001

$$\begin{array}{r}
 001111 \\
 * 0+1000-1 \\
 11111110001 \\
 00000000000 \\
 00000000000 \\
 00000000000 \\
 00000000000 \\
 00000000000 \\
 1000011100001 \\
 \downarrow \text{discarded}
 \end{array}$$

Answer = 00011100001

Q3 Perform division operation on the following unsigned numbers using the restoring method:

Ans: DIVIDEND = 10101, DIVISOR = 00100

Divisor = 00100, $B = 000100 = 11100$

OPERATION	A	COUNT
Initialization	000000 10101	= 5
Left shift	000001 01010	
$A = A - B$	111100	
$A = A + B$	000100	
	000001, 01010	

Left shift

$$A = A - B$$

$$A = A + B$$

$$\begin{array}{r}
 000010 \\
 + 1010 \\
 \hline
 10100
 \end{array}
 \quad
 \begin{array}{r}
 111100 \\
 + 10100 \\
 \hline
 10100
 \end{array}
 = 4$$

Left shift

$$A = A - B$$

~~$$A = A + B$$~~

Left shift

$$A = A - B$$

$$A = A + B$$

$$\begin{array}{r}
 000101 \\
 + 0100 \\
 \hline
 01001
 \end{array}
 = 3$$

$$\begin{array}{r}
 000010 \\
 + 1001 \\
 \hline
 10010
 \end{array}
 = 2$$


Left shift

$$A = A - B$$

$$\begin{array}{r}
 000101 \\
 + 0010 \\
 \hline
 00101
 \end{array}
 = 1$$


Q: 4 Design a 16-bit Carry Look Ahead using 4-bit adder. Also write the expression for C_{i+1}

Ans:



$$\begin{aligned} C_{i+1} &= P_i C_i + G_i \\ &= A_i \oplus B_i C_i + A_i \cdot B_i \end{aligned}$$

Q:5 Explain with a neat block diagram ripple carry adder.



4-bit Ripple Carry Adder


Multiple full adders can be cascaded in parallel to add an n -bit number. For an n -bit parallel adder, there must be n numbers of full adder circuit. A ripple carry adder is a logic circuit in which the carry out of each full adder is the carry in of the succeeding next most significant full adder. It is called a ripple carry adder because each carry bit gets rippled into the next stage. In a ripple carry adder the sum and carry out bits of any half adder stage is not valid until the carry of that stage occurs.

Q:6 Explain IEEE standards for floating point number:

Ans: The IEEE standard for floating point number point arithmetic (IEEE-754) is a technical standard for floating arithmetic established in 1985 by the institute of electrical and electronic engineers.

The standard addressed many problems found in the diverse floating point implementation that made many hardware difficult to use reliably and portably. Many hardware floating point units use the IEEE 754 standards.

- FORMULA for floating point numbers in IEEE 754 is :

$$\Rightarrow (-1)^s \times (1.M) \times 2^{e-\text{bias}}$$


ASSIGNMENT - 02

DATE: / /

PAGE NO.: 08

Q:1 Consider a fully associative mapped cache of size 16 KB with block size 256 bytes. The size of main memory is 128 KB. Find:

i) Number of bits in tags.

ii) Tag Bits

Ans: • Cache size = 16 KB = $\underline{\underline{2}}^{14}$

• Block size = 256 bytes = $\underline{\underline{2}}^8$

• Main Memory size = 128 KB = $\underline{\underline{2}}^{17}$

• TAG BITS = BLOCK INDEX

• No. of Blocks = Total Main Memory = $\frac{2^{17}}{2^8} = 2^9$

• Block Index = 9 Bits

* TAG BITS = 9 Bits

Q:2 Consider a fully associative mapped cache of size is 512 KB with block size 1 KB. There are 17 bits in the tag.

Find:

i) Size of main memory.

Ans: • Cache Memory size = 512 KB = $\underline{\underline{2}}^{19}$

• Block size = 1 KB = $\underline{\underline{2}}^{10}$

• Tag Bits = 17 Bits

• TAG BITS = Block Index.

• BLOCK INDEX = 17 Bits

• No. of Blocks = $\underline{\underline{2}}^{17}$

* NO. of blocks = Total Main Memory
Single Block size

$$\Rightarrow 2^{17} = \underline{\underline{Q}} \\ 2^{10}$$

$$\Rightarrow 2^{27} = \underline{\underline{Q}}$$

* Main Memory size = $\underline{\underline{2^{27}}}$

Q:3 Consider a fully associative mapped cache with line size of 4 KB. The size of Main Memory is 16 GB. Find:

1) Tag Bits

- Ans: • Block Size = 4 KB = $\underline{\underline{2^{12}}}$ = Line size
• Main Memory size = $\underline{\underline{2^{34}}}$
• NO. of blocks = Main Memory Total size
Single Block size

$$\Rightarrow \frac{2^{34}}{2^{12}} = \underline{\underline{2^{22}}} =$$

• Block Index = $\underline{\underline{2^2}}$ Bits

TAG BITS = BLOCK INDEX

* Tag Bits = $\underline{\underline{2^2}}$ Bits

Q:4 A 64 KB cache has 16 bytes blocks. If addresses are 32 bits how many bits have used the tag, index and offset in the cache?

- 1) For if cache is direct Mapped
- 2) if cache is 4-way set associative
- 3) for fully associative cache

Ans:

- S Block size = Single Line size Cache Memory size
 $\Rightarrow S \text{ Block Size} = 16 = \underline{\underline{2^4}}$ $\Rightarrow 64 \text{ KB}$
- Physical Address of Main Memory = $\underline{\underline{32}}$ Bits $= \underline{\underline{2^{16}}}$
- Main Memory size = $\underline{\underline{2^{32}}}$

1) DIRECT MAPPING :

- No. of Blocks = Total Main Memory
single Block size

$$= \frac{2^{32}}{2^4} = \underline{\underline{2^{28}}}$$

- No. of lines = Total Cache Memory
single line size

$$= \frac{2^{16}}{2^4} = \underline{\underline{2^{12}}}$$

- Block Index = 28 Bits

- Cache Index = 12 Bits

* Block Offset = 4 Bits *

* TAG BITS = Block Index - Cache Index

$$= 28 - 12$$

$$\Rightarrow \underline{\underline{16}} \text{ Bits}$$

2) SET ASSOCIATIVE MAPPING :

- $K = 4$

- No. of sets = No. of lines = $\frac{2^{12}}{2^2} = \underline{\underline{2^{10}}}$

- Set Index = 10 Bits

- Block Index = 28 Bits

* TAG BITS = Block Index - Set Index

$$= 28 - 10$$

$$= \underline{\underline{18}} \text{ Bits}$$

3) ASSOCIATIVE MAPPING :

- TAG BITS = Block Index

- Tag Bits = 28 Bits

Q:5 Consider a 2-way set associative mapped cache of size 16 KB with line size of 256 bytes. The size of main memory is 128 KB. Find:

i) Cache Index

ii) Tag Bits

Ans:

- $K = 2$
- Block Size = Line Size

- Total Cache Memory = 16 KB = $\frac{2^{14}}{2^8} = 2^6$
- No. of blocks = 2^6

- Single Line Size = 256 bytes = $\frac{2^8}{2^7} = 2^1$

- Total Main Memory = 128 KB = $\frac{2^{17}}{2^8} = 2^9$

- No. of lines = $\frac{\text{Total Cache Memory}}{\text{Single Line Size}} = \frac{2^6}{2^1} = 2^5$

- * Cache INDEX : 6 bits Block Index = 9 bits

- No. of sets = No. of lines $\Rightarrow \frac{2^6}{K} = 2^5$

- Set Index = 5 bits

- * TAG BITS = Block Index - Set Index
 $= 9 - 5 = 4$ bits

Q:6 Consider a 8-way set associative mapped cache of size of 512 KB with block size 1 KB. There are 7 bits in the tag. Find:

i) Size of Main Memory

Ans:

- $K = 8$

- Total Cache Size = 512 KB = $\frac{2^{19}}{2^10} = 2^9$

- Single Block Size = Single Line Size $\Rightarrow 1 \text{ KB} = \frac{2^{10}}{2^10} = 1$

- Tag Bits = 7 bits

- No. of lines = $\frac{\text{Total Cache Memory}}{\text{Single Line Size}} = \frac{2^9}{2^10} = 2^{-1}$

$$\bullet \text{No. of sets} = \frac{\text{No. of lines}}{K} \Rightarrow \frac{2^9}{2^3} = \underline{\underline{2^6}}$$

$$\bullet \text{Set Index} = \underline{\underline{6 \text{ bits}}}$$

$$\bullet \text{Tag Bits} = \text{Block Index} - \text{Set Index}$$

$$7 = BI - 6$$

$$\bullet \text{Block Index} = \text{Tag Bits} + \text{Set Index}$$

$$BI = 7 + 6$$

$$\bullet \text{No. of Blocks} :$$

$$\underline{\underline{2^{13}}}$$

$$\text{Block Index} = 13$$

$$* \text{ Main Memory Total Size} = \text{No. of Blocks} \times \text{Single Block Size}$$

$$= 2^{13} \times 2^{10}$$

$$\underline{\underline{2^{23}}}$$

Q: Consider a 4-way set associative mapped cache with block size 4 KB. The size of main memory is 16 GB and there are 10 bits in the tag. Find:

1) Size of Cache Memory.

Ans:

$$\bullet K = 4$$

$$\bullet \text{Block Size} = \text{Single Line Size} = \underline{\underline{2^{12}}}$$

$$\bullet \text{Total Main Memory} = \underline{\underline{2^{34}}}$$

$$\bullet \text{Tag Bits} = 10 \text{ bits}$$

$$\bullet \text{No. of Blocks} = \frac{2^{34}}{2^{12}} = \underline{\underline{2^{22}}}$$

$$\bullet \text{No. of sets} = \frac{\text{No. of lines}}{K}$$

$$\bullet \text{Block Index} = \underline{\underline{22 \text{ bits}}}$$

$$\bullet \text{Tag Bits} = \text{Block Index} - \text{Set Index}$$

$$10 = BI - SI$$

$$\Rightarrow 10 = 22 - SI$$

$$= \text{Set Index} = \underline{\underline{12 \text{ bits}}}$$

$$\bullet \text{No. of sets} = \underline{\underline{2^{12}}}$$

$$\bullet \text{No. of sets} = \frac{\text{No. of lines}}{K} \Rightarrow 2^{12} = \text{No. of lines} = \underline{\underline{2^{14}}}$$

$$\times \text{ Total Cache Memory} = \text{No. of lines} \times \text{single line size}$$

$$= 2^{14} \times 2^{12}$$

$$= \underline{\underline{2^{26}}}$$

Q: A block-set associative cache memory consists of 128 blocks divided into four block sets. The main memory consists of 16,384 blocks and each block contains 256 eight bit words.

- How many bits are required for addressing the main memory?
- How many bits are needed to represent the TAG, SET, and WORD fields?

Ans:

- Main Memory = $16384 \text{ bytes} \times 2^8 \text{ bytes}$ • No. of lines = $\underline{\underline{2^7}}$
- $= 2^{14} \times 2^8$
- $= \underline{\underline{2^{22}}} \text{ bytes}$ • No. of sets = $4 = \underline{\underline{2^2}}$

$\rightarrow *$ • Physical Address = $\underline{\underline{22 \text{ bits}}}$

• Set Index = $\underline{\underline{2 \text{ bits}}}$

• Block Index = $\underline{\underline{8 \text{ bits}}}$

$\rightarrow *$ • TAG BIT = Block Index - Set Index
 $= 8 - 2 \Rightarrow \underline{\underline{6 \text{ bits}}}$

Q:9 Consider a 8-way set associative mapped cache. The size of cache memory is 512 KB and there are 10 bits in the tag. Find the size of Main Memory.

- Ans:
- Total Cache Memory = $512 \text{ KB} = 2^{19}$ • Cache Add = 19
 - Tag Bits = Physical Address - Cache address.
 - $10 = \text{Physical Address} - 19$
 - $\Rightarrow \text{Physical Address} = 10 + 19$

* • Main Memory Total size

$$= 2^{29}$$

Q:10 Consider a 4-way set associative mapped cache. The size of Main Memory is 64 MB and there are 10 bits in the tag. Find the size of cache memory.

- Ans:
- $K = 4$
 - Total Main Memory = $64 \text{ MB} \Rightarrow 2^{26}$
 - Physical Address = 26 bits
 - TAG BITS \Rightarrow Physical Address - Cache Address
 $10 \Rightarrow$ Physical Address - Cache Address
 $10 \Rightarrow 26 - \text{Cache Address}$

Cache Address $\Rightarrow 26 - 10$

$$\Rightarrow 16$$

* Cache Memory Total $\Rightarrow 2^{16}$

ASSIGNMENT - 03

DATE: / /

PAGE NO.: 15

Q:1 What do you mean by signals, logic operators and gates?

Ans: Signals :

In electronics, a signal is an electrical or electromagnetic current this is used for carrying data from one device or network to another.

Logic Operators :

A logical operator is a special symbol or word which connects two or more phases and phrases of information. In computing, logical operations are necessary because they can be used to model the way that information flows through electrical circuits.

Logic Gates :

A logic gate is an idealized or physical device implementing a Boolean function; that is, it performs a logical operation on one or more binary inputs and produces a single binary output.

Q:2 Simplify the following BOOLEAN EXPRESSIONS :

$$\begin{aligned} \text{i) } F(A, B, C) &= \bar{A}B + B\bar{C} + BC + A\bar{B}\bar{C} \\ &= B(\bar{A} + \bar{C} + C) + A\bar{B}\bar{C} \\ &= B(\bar{A} + 1) + A\bar{B}\bar{C} \\ &= B(1) + A\bar{B}\bar{C} \\ &= B + A\bar{B}\bar{C} \\ * &= B + AC \end{aligned}$$

$$\begin{aligned} \text{ii) } F(A, B, C) &= (A+B)(B+C) \\ &= AB + AC + B + BC \\ &= B(A+1+C) + AC \\ &= B(1) + AC \\ * &= B + AC \end{aligned}$$

$$\begin{aligned}
 \text{iii) } F(A, B, C) &= \bar{A}BC + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C \\
 &= \bar{A}B(C + \bar{C}) + A\bar{B}(\bar{C} + C) \\
 &= \bar{A}B(1) + A\bar{B}(1) \\
 * &= \bar{A}B + A\bar{B}
 \end{aligned}$$

$$\begin{aligned}
 \text{iv) } AB + A(B+C) + B(B+C) &= AB + AB + AC + B + BC \\
 &= AB + AC + B + BC \\
 &= B(A + 1 + C) + AC \\
 &= B(1) + AC \\
 * &= B + AC
 \end{aligned}$$

Q:3 What do you mean by COMBINATIONAL LOGIC CIRCUITS?

Ans: In digital circuit theory, combinational logic circuits (sometimes also referred as time independent logic circuits) are type of digital logic circuits which are implemented by Boolean circuits, where the output is a pure function of the present inputs only. Combinational circuits have no memory storage.

Q:4 What do you mean by SEQUENTIAL CIRCUITS?

Ans: In digital circuit theory, sequential logic circuits is a type of logic circuit whose output not only depends on the present values of its inputs but also depends on the previous values of its outputs. Sequential circuit make use of clock and also contains memory storage.

Q:5 How to convert one flip flop to other flip flop? Give example.

Ans: JK FLIPFLOP to SR FLIPFLOP :

Available Flipflop = JK Flipflop

Required Flipflop = SR Flipflop

* REQUIREMENTS:

- Characteristic Table of SR Flipflop and
- Excitation Table of JK Flipflop .

* Characteristic Table of SR:

Q	S	R	Q_n
0	0	0	0
1	0	0	1
0	0	1	0
1	0	1	0
0	1	0	1
1	1	0	1
0	1	1	*
1	1	1	*

Excitation Table of JK :

Q	Q_n	J	K
0	0	0	*
0	1	1	1
1	0	*	1
1	1	*	0

EXCITATION TABLE

from characterisitic table of SR

	Q_n	Q	J	K
	0	0	0	*

Outputs

M_0

SR	1	1	*	0
	0	0	0	*

m_1

	0	1	*	1
	1	0	1	*

M_3

	1	0	1	*
	1	1	*	0

M_4

	*	0	*	*
	*	1	*	*

M_5

	*	0	*	*
	*	1	*	*

M_6

	*	1	*	*
	*	1	*	*

M_7

* K-MAPPING :

■ K-Map for J :

SR	00	01	11	10
Q	*			
0		*	*	
1	*	*	*	*
	0	1	3	2

• $Q_n \Rightarrow Q\bar{R}$

■ K-Map for K :

SR	00	01	11	10
Q	*	0	1	*
0	*	0	1	1
1	*	4	5	6
	0	1	3	2

\Rightarrow VAS MOLATIONE

ASSIGNMENT - 04

DATE : / /

PAGE NO. : 19

Q:1 What do you mean by Computer Architecture?

Ans: In Computer Engineering, Computer Architecture is a set of rules and methods that describe the functionality, organisation and implementation of computer systems.

It is a specification detailing how a set of software and hardware technology standard interact to form a computer system or platform. In short, it refers to how a computer system is designed and what technologies it is compatible with.

Q:2 Differentiate between Application and System softwares:

ANS:

APPLICATION

SOFTWARES :

- Application software are used by users to perform some specific tasks.
- Application softwares are installed according to user's requirements.
- In general, the user interacts with application softwares.
- Application software can't run independently. They can't run without the presence of system software.
- Some examples of Application softwares are: word Processor, Web Browser, Media Player etc.

SYSTEM

SOFTWARES :

- System softwares are used for operating computer hardware.
- System softwares are installed on the computer when operating system is used and installed.
- In general, the user does not interact with system software.

because it works in the background.

- System softwares can run independently. It provides a platform for running application softwares.
- Some example of system softwares are : Compiler, Assembler, debugger, driver etc.

Q: 3 If a computer is executing 50 instructions, and one instruction is taking 3 clock cycles, and one cycle takes 20 seconds. what is the total CPU time taken by the computer?

Ans: FORMULA FOR TOTAL CPU TIME Calculation :

$$\text{No. of instructions to be executed} \times \text{Clock Cycles} \times \text{seconds}$$

(time)

- No. of instructions = 50
- Clock Cycles = 3
- Time (seconds) = 20

⇒ Putting the values in the formula :

$$\Rightarrow 50 \times 3 \times 20$$

$$\Rightarrow 3000 \text{ seconds}$$

*

Q: 4 Explain AMDAHL'S LAW with Example :

Ans: In Computer Architecture, AMDAHL'S LAW is a formula which gives the theoretical speedup in latency of the execution of a task at fixed workload that can be expected of a system whose resources are improved.

EXAMPLE :

Q: suppose that a task makes extensive use of fixed point operations with 40% of the time consumed by fixed point operation with a new hardware design. If the floating

point module is speed up by factor 4 then what is the overall speedup.

FORMULA :

$$\frac{1}{(1-P) + \frac{P}{n}}$$

↓ → Factor

→ Parallel Fraction

sequential fraction

$$\Rightarrow P = 40\% \Rightarrow 40/100 \Rightarrow 0.4$$

$$N = 4$$

$$* \frac{1}{(1-0.4) + \frac{0.4}{4}} = \frac{1}{0.6 + 0.1} = \frac{1}{0.7} = 1.428$$

• total speedup is 1.428 times.

~~Q:5 A processor spends 30% of its time on ffp addition, 25% on ffp mult and 10% on ffp division. Evaluate the following enhancements, each costing the same to implement:~~

- Redesign of the ffp adder to make it twice as fast.
- Redesign of the ffp mult to make it three times as fast.
- Redesign the ffp divider to make it 10 times fast.

Ans: FORMULA : $\frac{1}{(1-P) + \frac{P}{n}}$

$$P = \text{for ffp adder} \Rightarrow 30\% = 30/100 = 0.3$$

$$\text{for ffp mult} = 25\% = 25/100 = 0.25$$

$$\text{for ffp division} = 10\% = 10/100 = 0.1$$

$$N = \text{for ffp adder} = 2$$

$$\text{for ffp mult} = 3$$

$$\text{for ffp division} = 10$$

① * for ffp adder =

$$\frac{1}{(1-P) + \frac{P}{n}}$$

$$\Rightarrow \frac{1}{(1-0.3) + \frac{0.3}{2}} \rightarrow \frac{1}{0.7 + 0.15} \Rightarrow \frac{1}{0.85} \rightarrow 1.17$$

- total speedup $\rightarrow 1.17$ times

② * for ffp mult \rightarrow

$$\frac{1}{(1-P) + \frac{P}{n}}$$

$$(1-0.25) + \frac{0.25}{3} \rightarrow \frac{1}{0.75 + 0.083} \rightarrow \frac{1}{0.83} \rightarrow 1.20$$

- total Speedup $\rightarrow 1.20$ times

③ * for ffp division

$$\frac{1}{(1-P) + \frac{P}{n}}$$

$$\Rightarrow \frac{1}{(1-0.1) + \frac{0.1}{10}} \rightarrow \frac{1}{0.9 + 0.01} \Rightarrow \frac{1}{0.91} \rightarrow 1.09$$

- total speedup $\rightarrow 1.09$ times