





MAR






IR






ACC





TEMP REG




B REG








ALU



OUT REG



IN REG



