Cache Performance Improvement

Dr A Sahu

Sahu 1

Eleven Advanced Optimization for Cache Performance

- Reducing hit time
- Reducing miss penalty
- · Reducing miss rate
- Reducing miss penalty * miss rate

Ref: 5.2, Computer Architecture: A Quantitative Approach, Hennessy Patterson Book, 4th Edition, PDF Version Available on Course website (Intranet)

Reducing Cache Hit Time

A Sahu

Reducing Hit Time

- Small and simple caches
- Pipelined cache access
- Trace caches
- Avoid time loss in address translation
 - Virtually indexed, physically tagged cache
 - simple and effective approach
 - possible only if cache is not too large
 - Virtually addressed cache
 - protection?, multiple processes?, aliasing?, I/O?

A Sahu

Small and Simple Caches

- Small size => faster access
- Small size => fit on the chip, lower delay
- Simple (direct mapped) => lower delay
- Second level tags may be kept on chip

Sahu E

Cache access time estimates using CACTI 18 2-way 2-way 4-way Fully associative Access time (ns) 8 6 4 2 0 4 KB 8 KB 16 KB 32 KB 64 KB 128 KB 256 KB Cache size 8 micron technology, 1 R/W port, 32 b address, 64 b o/p, 32 B block © 2003 Elsevier Science (USA). All rights reserved.

Pipelined Cache Access

- Multi-cycle cache access but pipelined
- reduces cycle time but hit time is more than one cycle
- Pentium 4 takes 4 cycles
- Greater penalty on branch misprediction
- More clock cycles between issue of load and use of data

– IF IF IF

in pipeline

A Sahu

Trace Caches: Pre-decoded

- What maps to a cache block?
 - not statically determined
 - decided by the dynamic sequence of instructions, including predicted branches
- Used in Pentium 4 (NetBurst architecture)
- starting addresses not word size * powers of 2
- Better utilization of cache space
- downside same instruction may be stored multiple times

A Sahu

Reducing Cache Miss Penalty

A Sahu

Reducing Miss Penalty

- Multi level caches
- Critical word first and early restart
- Giving priority to read misses over write
- Merging write buffer
- Victim caches

Multi Level Caches

Average memory access time =

Hit time_{L1} + Miss rate_{L1} * Miss penalty_{L1}

Miss penalty_{L1} =

Hit time_{L2} + Miss rate_{L2} * Miss penalty_{L2}

de la companya de la

Critical Word First and Early Restart

- Read policy: Concurrent Read/Forward
- Load policy: Wrap around load

More effective when block size is large

12

Read Miss Priority Over Write

- Provide write buffers
- Processor writes into buffer and proceeds (for write through as well as write back)

On read miss

- wait for buffer to be empty, or
- check addresses in buffer for conflict

ahu 13


Merging Write Buffer

Merge writes belonging to same block in case of write through

.

Victim Cache: Recycle bin/Dust bin

- Evicted blocks are recycled
- Much faster than getting a block from the next level
- Size = 1 to 5 blocks
- A significant fraction of misses may be found in victim cache



Reducing Cache Miss Rate

...

Reducing Miss Rate

- Large Block Size
- Larger Cache
- Higher Associativity
- Way prediction and pseudo-associative cache
- Compiler optimizations

Pahu 1

Large Block Size

- Take benefit of spatial locality
- Reduces compulsory misses
- Too large block size misses increase
- Miss Penalty increases

,

Large Cache

- Reduces capacity misses
- Hit time increases
- Keep small L1 cache and large L2 cache

Sahu 19

Higher Associativity

- · Reduces conflict misses
- 8-way is almost like fully associative
- Hit time increases: What to do?
 - -Pseudo Associativity

Sahu

Way Prediction and Pseudo-associative Cache

Way prediction: low miss rate of SA cache with hit time of DM cache

- Only one tag is compared initially
- Extra bits are kept for prediction
- Hit time in case of mis-prediction is high

Pseudo-assoc. or column assoc. cache: get advantage of SA cache in a DM cache

- Check sequentially in a pseudo-set
- Fast hit and slow hit

A Sahu

Compiler optimizations

- Loop interchange
 - Improve spatial locality by scanning arrays rowwise
- Blocking
 - Improve temporal and spatial locality

1

Improving Locality

Matrix Multiplication example

$$[C] = [A] \times [B]$$

 $L \times M$

 $L \times N$


 $N \times M$


ahu


Cache Organization for the example

- Cache line (or block) = 4 matrix elements.
- Matrices are stored row wise.
- · Cache can't accommodate a full row/column.
 - L, M and N are so large w.r.t. the cache size
 - After an iteration along any of the three indices, when an element is accessed again, it results in a miss.
- Ignore misses due to conflict between matrices.
 - As if there was a separate cache for each matrix.

24







Reducing MissRate*MissPenality

Reducing Miss Penalty * Miss Rate

- Non-blocking cache
- Hardware prefetching
- Compiler controlled prefetching

Sahii 20

Non-blocking Cache

In OOO processor


- Hit under a miss
 - complexity of cache controller increases
- Hit under multiple misses or miss under a miss
 memory should be able to handle multiple misses

20.0

Hardware Prefetching

- Prefetch items before they are requested
 - both data and instructions
- What and when to prefetch?
 - fetch two blocks on a miss (requested+next)
- Where to keep prefetched information?
 - in cache
 - in a separate buffer (most common case)

ahu 31



MatMul: Code III for (i = 0; i < L; i++)for (k = 0; k < N; k++)for (j = 0; j < M; j++)C[i][j] += A[i][k] * B[k][j];C A accesses LMN LN LMN LN/4 LMN/4 LMN/4 misses Total misses = LN(2M+1)/4Suppose 3 Separate Prefetcher for A, B and C All the 3 block can be brought to buffer & one swap out in T_e, T_e = 4 time execution of stmt; Over How many number Miss ?

Compiler Controlled Pre-fetching • Semantically invisible (no change in registers or cache contents) • Makes sense if processor doesn't stall while prefetching (non-blocking cache) • Overhead of prefetch instruction should not exceed the benefit PreFecth(A[i]); // Prefetch X= A[i]; // Prefetch Instr STMT; STMT; STMT; STMT; STMT; STMT; Y+A[i]; // Using Data Y+A[i]; // Using Data

Z=Y+K;

Z=Y+K;

Course after Mid: Multicore Computing

Good luck for your

Mid Semester Exam