

Typical specs of a computer today

http://www.flipkart.com

Dell XPS 14

14.0" WLED (1366 x 768), Intel Core i7-740QM

4 GB DDR3 1333 MHz, 500 GB, Windows 7 Home Premium, 8x CD/DVD burner (dual layer DVD+/-R drive), NVIDIA GeForce GT 425M

2 USB 2.0, HDMI, eSATA, 6-cell lithium-ion


Built-in 2.0-megapixel HD Price: 48,300


HP TouchSmart TM2 Series TM2-2102TU


(Modern Argento), * Intel Core i3, * 3 GB DDR3 RAM,

* 12.1 Inch Screen, * Windows 7 Home Premium

Price: Rs. 47,199.00









Memory Hierarchy

- Programmers want unlimited amounts of memory with low latency
- Fast memory technology is more expensive per bit than slower memory
- Solution: organize memory system into a hierarchy
 - Entire addressable memory space available in largest, slowest memory
 - Incrementally smaller and faster memories, each containing a subset of the memory below it, proceed in steps up toward the processor
- Temporal and spatial locality insures that nearly all references can be found in smaller memories
 - Gives the allusion of a large, fast memory being presented to the processor

A Sahu







Memory Hierarchy Design


- Memory hierarchy design becomes more crucial with recent multi-core processors:
 - Aggregate peak bandwidth grows with # cores:
 - Intel Core i7 can generate two references per core per clock
 - Four cores and 3.2 GHz clock
 - -25.6 billion 64-bit data references/second +
 - 12.8 billion 128-bit instruction references
 - -= 409.6 GB/s!
 - DRAM bandwidth is only 6% of this (25 GB/s)
 - Requires:
 - Multi-port, pipelined caches
 - Two levels of cache per core
 - Shared third-level cache on chip

A Sahu

Performance and Power • High-end microprocessors have >10 MB on-chip cache - Consumes large amount of area and power budget







Cache Access Address is divided in to three part: TAG, Index, Offset Offset = Address % Line Size, Index = (Address/LineSize)%NumSet TAG = Address/(LineSize*NumSet) If TAG matches with ExistingTAG then HIT else miss if (TAG==CACHE[Index].TAG) Cache HIT else Cache MISS Assume LS=10, NumSet=100, Address 2067432 Offset = 2, Index =43, TAG=2067

