B.E. (Information Technology) Third Semester (C.B.S.)

Digital Electronics & Fundamentals of Microprocessor

NRJ/KW/17/4385 P. Pages: 2 Time: Three Hours Max. Marks: 80 All questions carry marks as indicated. Notes: 1. 2. Solve Question 1 OR Questions No. 2. Solve Question 3 OR Questions No. 4. 3. 4. Solve Question 5 OR Questions No. 6. Solve Question 7 OR Questions No. 8. 5. Solve Question 9 OR Questions No. 10. 6. Solve Question 11 OR Questions No. 12. 7. Due credit will be given to neatness and adequate dimensions. 8. 9. Assume suitable data whenever necessary. Illustrate your answers whenever necessary with the help of neat sketches. 10. State & prove the De-Morgan's theorem. b) Convert the following 8 $(675.625)_{10} = (?)_{16}$ 1) 2) $(3287.51)_{10} = (?)_8$ 3) $(11011.010)_2 = (?)_G$ 4) $(2A3.AB)_H = (?)_8$ OR Simplify the following 2. a) AB + AC + BC = AB + AC $AB + A\overline{B}C + B\overline{C} = AC + B\overline{C}$ Draw symbol of AND, NOR, Ex – OR & NAND gates & write their truth tables. b) Express the following function in standard SOP form **3.** 5 a) $f(A,B,C) = AB + A\overline{C} + BC$ i) $f(A,B,C,D) = (\overline{A} + BC) (B + \overline{C}D)$ ii) Simplify following function using k-map & implement using universal gate. b) $f(A, B, C, D) = \sum M(0,1,4,5,6,7,9,11,15)$ i) +d(10,14)ii) $f(W, X, Y, Z) = \Pi M (1, 4, 6, 9, 10, 11, 14, 15)$ OR Minimize the following expressions using k-map & realize using NAND gates. $F(A, B, C, D, E) = \sum_{i} M(0,5,6,8,9,10,11,16,20,24,25,26,27,29,31)$

5

Minimize the following expression using k-map & realize using NOR gates only.

 $F(P,Q,R,S) = \Pi M(1,2,3,5,6,7,9,10,11,13,14,15)$

b)

- 5. a) Design full subtractor circuit using two half subtractor & one OR gate. Also draw the logic circuit & give it's truth table.
 - b) Implement the following function using 8:1 MUX. Use W, X, Y as select lines. F $(W, X, Y, Z) = \Pi M (0, 1, 4, 6, 9, 10, 11, 15)$

OR

7

- **6.** a) Design 3 bit binary to grey code converter.
 - b) Design & implement 3 input priority encoder.
- 7. a) Convert the following
 1) SR flip flop to JK flip flop
 2) JK flip flop to T flip flop
 - What is race around condition in JK flip flop? How it is eliminated by using JK-Master

OD

- 8. a) Design lock free counter to count in following sequence (Use T Flip Flop) $\frac{1}{\uparrow} \rightarrow 3 \rightarrow \frac{4}{\downarrow}$ $6 \leftarrow 7 \leftarrow 5$
 - b) Draw the logic diagram of JK flip-flop using NAND gate & explain its working. 6
- **9.** a) Define addressing mode. Explain different addressing mode of 8085 microprocessor with one example each.
 - b) Explain the following instruction
 1) XTHL 3) DAD R_p
 - 2) DAA 4) LDAX B

- **10.** a) Draw & explain the architecture of 8085 microprocessor in detail.
 - b) Draw & Explain the flag register of 8085 microprocessor. 5

OR

- 11. a) Draw & explain interrupt structure of 8085 microprocessor in detail.
 - b) Draw & explain timming diagram of instruction MVI A, 22H.

OR

- **12.** a) Write an assembly language program to add 10 bytes of data. Data is present from 8000H & onwards memory location. Store answer in B register.
 - b) Draw & explain RIM & SIM instruction of 8085 microprocessor.

b)

slave flip-flop.