

www.nagpurstudents.org





## B.E. (Information Technology) Fourth Semester (C.B.S.)

## **Computer Architecture & Organization**

P. Pages: 2 NRT/KS/19/3386 Time: Three Hours Max. Marks: 80 Notes: 1. All questions carry marks as indicated. 2. Solve Question 1 OR Questions No. 2. Solve Question 3 OR Questions No. 4. 3. 4. Solve Question 5 OR Questions No. 6. Solve Question 7 OR Questions No. 8. 5. Solve Question 9 OR Questions No. 10. 6. Assume suitable data whenever necessary. 7. Illustrate your answers whenever necessary with the help of neat sketches. 8. 1. Explain the functional units of a basic computer system with suitable example. 6 a) Explain straight line sequencing in detail. What is the function of MAR, MDR, ALU. 7 b) OR Differentiate between the big Indian assignment and little Indian assignment. 2. 6 a) Explain 3-address, 2-Address, 1-address and zero-address instruction format with 7 b) example. 3. Explain the instruction formats of M 68000 machine. 6 a) b) Write and explain control sequences for Add (R3) R1. 7 OR 4. Explain single bus organization of a data path of a processor with block diagram. a) 6 b) Explain the role of stack in subroutine (all implementations) with example. 7 5. Explain the difference between hardwired and micro programmed control unit. 7 a) List out the application of micro programming with example. b) 6 OR 6. What is horizontal and vertical  $\mu$  - instruction format? 6 a) Explain grouping of control signals with a suitable example. 7 b) Why 2's complement number representation is used over other methods of negative 7 7. a) number representation. 7 b) Solve 1010 DIV 0101 using non restoring division algorithm.

1



## OR

8.	a)	Multiply the following pair of signed 2's complement number using Booth's multiplication and bit pair recording technique A = 010111, B = 110110 A = Multiple & B = Multiplies.	8
	b)	Explain how arithmetic operations are performed in floating point numbers.	6
9.	a)	Explain virtual memory also explain how virtual address is translated into physical address.	7
	b)	Differentiate between	6
		i) RAM and ROM	
		ii) RISC And CISC.	
		OR	
10.	a)	Explain the various mapping techniques used in cache memory.	7
	b)	Explain about static RAM and Dynamic RAM.	6
11.	a)	Write in detail about Flynn's classification on parallel structure.	7
	b)	What are tightly and loosely coupled systems? Explain.	7
		OR	
12.		Write a short note on <b>any three</b> .	14
		i) Array processory	
		ii) Pipelining	
		iii) Memory Interleaving	
		iv) Memory mapped I/O.	

\*\*\*\*\*





## The secret of getting ahead is getting started. ~ Mark Twain

