
SPI Slave with Single Port RAM



By:

Roaa Atef Mohamed

Salah Eldin Hassen Hassen

Shahd Gamal Mahmoud

Table of Contents

1.	RT	L Code	4
7	> 9	Single Port RAM Code	4
7	> [Design SPI Interface	5
2.	Tes	stbench Code	8
3.	Do) File	12
4.	Qu	ıestaSim Snippets	13
7	> 5	Single Port RAM Wave	13
7	> 5	SPI Interface Wave	13
5.	Co	nstraint File	14
6.	End	coding	15
	1.	Gray Encoding	15
	2.	OneHot Encoding	15
	3.	Sequential Encoding	15
7.	Ela	aboration	16
>	> 9	Schematic Snippets	16
	1.	Gray Encoding	16
	2.	OneHot Encoding	16
	3.	Sequential Encoding	16
7	> 1	Messages (No Errors)	17
	1.	Gray Encoding	17
	2.	OneHot Encoding	17
	3.	Sequential Encoding	17
8.	Syı	nthesis	18
7	> 9	Schematic Snippets	18
	1	Gray Encoding	18

	2.	OneHot Encoding	18
	3.	Sequential Encoding	19
>		Messages (No Errors)	19
	1.	Gray Encoding	19
	2.	OneHot Encoding	19
	3.	Sequential Encoding	20
>	. (Utilization report	20
	1.	Gray Encoding	20
	2.	OneHot Encoding	20
	3.	Sequential Encoding	20
>	. 1	Time report	21
	1.	Gray Encoding	21
	2.	OneHot Encoding	21
	3.	Sequential Encoding	21
>		Power report	22
	1.	Gray Encoding	22
	2.	OneHot Encoding	22
	3.	Sequential Encoding	23
9.	De	ebug Cores	24
	1.	Gray Encoding	24
	2.	OneHot Encoding	24
	3.	Sequential Encoding	24
10.	ı	Implementation	25
>		Device	25
	1.	Gray Encoding	25
	2.	OneHot Encoding	25
	3.	Sequential Encoding	26

>	N	Messages (No Errors)	. 27
	1.	Gray Encoding	. 27
	2.	OneHot Encoding	. 27
	3.	Sequential Encoding	. 27
>	ι	Jtilization report	. 28
	1.	Gray Encoding	. 28
	2.	OneHot Encoding	. 28
	3.	Sequential Encoding	. 28
>	T	ime report	. 29
	1.	Gray Encoding	. 29
	2.	OneHot Encoding	. 29
	3.	Sequential Encoding	. 29
>	P	Power report	. 30
	1.	Gray Encoding	. 30
	2.	OneHot Encoding	. 30
	3.	Sequential Encoding	. 31
11.	L	inting (Sequential Encoding)	. 32
>	Sin	gle Port RAM	. 32
0	C	Check No Errors or Warnings	. 32
0	S	Summary	. 32
>	SPI	Interface	. 33
0	C	Check No Errors or Warnings	. 33
0	S	Summary	. 33

1. RTL Code

➤ Single Port RAM Code

```
module single_port_async_ram

f(

parameter MEM_DEPTH = 256,
parameter ADDR_SIZE = 8,
parameter INPUT_SIZE = 10,
parameter WORD_SIZE = 8

input wire [INPUT_SIZE-1:0] din, // Data input most 2 significant bits defines the operation /**

# # din[9:8] Operation (most 2 significant bits)

* * Write operation:

* * 00: Hold din as write address

* * 10: Write din as data in write address

* * 10: Hold din as read address

* * 11: Read data from read address and tx_valid should be HIGH

* * Note that the most significant bit determines the operation if read or write.

* * Note that the most significant bit determines the operation if read or write.

* input wire rst_n, // Clock
input wire rst_n, // Active low synchronous reset
input wire rst_n, // Active low synchronous reset
input wire rst_n, // Data output reg [WORD_SIZE-1:0] dout, // Data output reg [WORD_SIZE-1:0] dout, // Data output
output reg fword_size-1:0] mem [0:MEM_DEPTH-1];

// Address registers

reg [ADDR_SIZE-1:0] addr_wr_reg;

reg [ADDR_SIZE-1:0] addr_wr_reg;

reg [ADDR_SIZE-1:0] addr_rd_reg;
```

Design SPI Interface

```
module spi_slave_interface
        parameter MEM_DEPTH = 256,
         parameter MEM_ADDR_SIZE = 8,
         parameter MEM_INPUT_SIZE = 10,
         parameter MEM_WORD_SIZE = 8
         output reg MISO,
         input wire SS_n,
         input wire rst_n // Active low synchronous reset
    //// ! Ram Signals
    wire tx_valid;
                                        // Becomes HIGH when data is ready to be read
    wire [MEM_WORD_SIZE-1:0] tx_data;
                                        // Data input from Memory
                                        // Becoms HIGH when sending data to Memory
    reg rx_valid;
    reg [MEM_INPÚT_SIZE-1:0] rx_data;
                                        // Data output to Memory
    single_port_async_ram #(
                              .MEM_DEPTH(MEM_DEPTH),
                              .ADDR_SIZE (MEM_ADDR_SIZE),
                              .INPUT_SIZE(MEM_INPUT_SIZE),
                             .WORD_SIZE(MEM_WORD_SIZE)
                              .din(rx_data),
                              .clk(clk),
                             .rst_n(rst_n),
                              .rx_valid(rx_valid),
                              .dout(tx_data),
                              .tx_valid(tx_valid)
    localparam IDLE
    localparam CHK_CMD
                                     // Writes address/data is being sent to RAM
    localparam WRITE
    localparam READ ADD
                                     // Read address is being sent to RAM
    localparam READ DATA
                                     // Read data is being saved then sent to MISO
    // Registers for current state (cs) and next state (ns)
    (* fsm_encoding = "sequential" *)
    reg [2:0] cs, ns;
    reg [4:0] counter;
    // Flag to indicate a read operation
    reg READ_OP;
```

```
// # State Memory: Sequential logic to update the current state
always @(posedge clk)
begin
if(~rst_n)
cs <= IDLE; // Reset to IDLE state
else
cs <= ns; // Update to next state
end
end</pre>
```

```
// # Next State Logic: Combinational logic to determine the next state
always (*)

if complete the proof of t
```

```
// # Output Logic: Sequential logic to generate outputs based on the current state
always @(posedge clk) begin
    if(~rst_n)begin
        counter <= 4'b0;
   else begin
        rx_valid <= 0;</pre>
                                     // Default rx_valid to 0
        case(cs)
            end
            CHK_CMD: begin
                                     // Reset counter in CHK_CMD state
                counter <= 0;
            WRITE: begin
                if(counter >= 10)
                    rx_valid <= 1; // Set rx_valid when 10 bits are received</pre>
                else begin
                    rx_data <= {rx_data[MEM_INPUT_SIZE-2:0], MOSI}; // Shift in MOSI data</pre>
                    rx_valid <= 0;
                    counter <= counter + 1;</pre>
                end
```

2. Testbench Code

Single Port RAM Testbench

```
module single_port_async_ram_tb;
    // Parameters
    parameter MEM_DEPTH = 256;
    parameter ADDR_SIZE = 8;
    parameter INPUT_SIZE = 10;
    parameter WORD_SIZE = 8;
   // Signals
   reg [INPUT_SIZE-1:0] din;
    reg clk;
    reg rst_n;
    reg rx_valid;
    wire [WORD_SIZE-1:0] dout;
    wire tx_valid;
    single_port_async_ram #(
                               .MEM_DEPTH(MEM_DEPTH),
                               .ADDR_SIZE(ADDR_SIZE),
                               .INPUT_SIZE(INPUT_SIZE),
                               .WORD_SIZE(WORD_SIZE)
                               .din(din),
                               .clk(clk),
                               .rst_n(rst_n),
                               .rx_valid(rx_valid),
                               .dout(dout),
                               .tx valid(tx valid)
    // Clock generation
   // Test sequence
   initial begin
       // Initialize signals
       rst_n = 0;
       din = 0;
        rx_valid = 0;
       // Reset the DUT
#10;
        rst_n = 1;
       // Write address 0x01
#10;
        din = 10'b0000000001; // Write address 0x01
        rx_valid = 1;
        rx_valid = 0;
```

```
// Write data 0xAA to address 0x01
din = 10'b0100001010; // Write data 0x0A
rx_valid = 1;
rx_valid = 0;
// Read address 0x01
din = 10'b1000000001; // Read address 0x01
rx_valid = 1;
rx_valid = 0;
// Read data from address 0x01
din = 10'b11000000000; // Read data
rx_valid = 1;
#10;
rx_valid = 0;
// Wait for tx_valid to go high and check the output
#10;
if (tx_valid && dout == 8'h0A) begin
    $display("Test Passed: Data read correctly from address 0x01");
end else begin
    $display("Test Failed: Incorrect data read from address 0x01");
#10;
```

> SPI Interface Testbench

```
module spi_slave_interface_tb();
          //parameters
         parameter MEM_DEPTH = 256;
         parameter MEM_ADDR_SIZE = 8;
         parameter MEM_INPUT_SIZE = 10;
          parameter MEM_WORD_SIZE = 8;
          //input and output signals
         reg MOSI_tb;
         wire MISO_tb;
         reg clk_tb;
          reg SS_n_tb;
          reg rst_n_tb;
          spi_slave_interface spi_dut (
                                 MOSI_tb,
                                 MISO tb,
                                 clk tb,
                                 SS_n_tb,
                                 rst_n_tb
         reg [7:0] received_data;
          //clk generation
          initial begin
             clk_tb=0;
                 #5 clk_tb=~clk_tb;
          initial begin
             rst_n_tb = 0;
             SS n tb = 1;
             MOSI_tb = 0;
             send data = 0;
             @(negedge clk_tb);
46
             repeat (40) begin
                  //test sending address for write
                  rst_n_tb = 1;
                  SS_n_t = 0;
                  send data = $random;
                  send_data[9:8] = 2'b00;
                  address = send_data[7:0];
                  send_data_task();
                  @(negedge clk_tb);
                  @(negedge clk_tb);
                  SS_n_t = 1;
                  @(negedge clk_tb);
                  @(negedge clk_tb);
```

```
// test writing data
    SS_n_t = 0;
    send_data = $random;
    send_data[9:8] = 2'b01;
    expected_data = send_data[7:0];
    send data task();
    @(negedge clk_tb);
    @(negedge clk_tb);
    SS_n_t = 1;
    @(negedge clk_tb);
    @(negedge clk_tb);
    //test writing read address
    SS_n_t = 0;
    send_data = address;
    send_data[9:8] = 2'b10;
    send_data_task();
    @(negedge clk_tb);
    @(negedge clk_tb);
    SS_n_t = 1;
    @(negedge clk_tb);
   @(negedge clk_tb);
   SS_n_t = 0;
    send_data = 10'b1100000000;
    send_data_task();
    @(negedge clk_tb);
    @(negedge clk_tb);
    get_data_task();
    SS_n_t = 1;
    @(negedge clk_tb);
@(negedge clk_tb);
$stop;
```

```
// Task to send data to the DUT
task send_data_task();
integer i;
begin
((negedge clk_tb);
((negedge clk_tb)
```

3. Do File

➤ Single Port RAM


```
vlib work
vlog single_port_async_ram.v single_port_async_ram_tb.v
vsim -voptargs=+acc work.single_port_async_ram_tb
add wave *
run -all
```

> SPI Interface


```
vlib work
vlog single_port_async_ram.v spi_slave_interface.v spi_slave_interface_tb.v
vsim -voptargs=+acc work.spi_slave_interface_tb
add wave *
run -all
```

4. QuestaSim Snippets


➤ Single Port RAM Wave



➤ SPI Interface Wave Example 1



Example 2



5. Constraint File

```
## FPGA part: xc7a35ticpg236-1L
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk]
## Switches
set property -dict {PACKAGE PIN V17 IOSTANDARD LVCMOS33} [get ports MOSI]
set_property -dict {PACKAGE_PIN V16 IOSTANDARD LVCMOS33} [get_ports SS_n]
set_property -dict {PACKAGE_PIN W16 IOSTANDARD LVCMOS33} [get_ports rst_n]
set_property -dict {PACKAGE_PIN U16 IOSTANDARD LVCMOS33} [get_ports MISO]
## Debug Core
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list clk IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set property port width 1 [get debug ports u ila 0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list MISO_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list MOSI_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list rst_n_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list SS_n_IBUF]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_IBUF_BUFG]
```

6. Encoding

1. Gray Encoding

Previous Encoding	New Encoding	State
000	000	IDLE
001	001	CHK_CMD
010	011	WRITE
100	010	READ_DATA
011	111	READ_ADD

2. OneHot Encoding


State	New Encoding	Previous Encoding
IDLE	00001	000
CHK_CMD	00010	001
WRITE	00100	010
READ_DATA	01000	100
READ ADD	10000	011

Previous Encoding	New Encoding	State
000	000	IDLE
001	001	CHK_CMD
010	010	WRITE
100	011	READ_DATA
011	100	READ_ADD


7. Elaboration


> Schematic Snippets

1. Gray Encoding



2. OneHot Encoding





Messages (No Errors)

1. Gray Encoding



2. OneHot Encoding







8. Synthesis

> Schematic Snippets


1. Gray Encoding



2. OneHot Encoding



3. Sequential Encoding



Messages (No Errors)

1. Gray Encoding



2. OneHot Encoding




3. Sequential Encoding




> Utilization report

1. Gray Encoding



2. OneHot Encoding




Name 1	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N spi_slave_interface	25	38	0.5	5	1
dbg_hub (dbg_hub_CV)	0	0	0	0	0
ram (single_port_asyn	10	17	0.5	0	0
₫ u_ila_0 (u_ila_0_CV)	0	0	0	0	0


> Time report

1. Gray Encoding




2. OneHot Encoding





> Power report

1. Gray Encoding




2. OneHot Encoding







9. Debug Cores

1. Gray Encoding



2. OneHot Encoding







10. Implementation


> Device

1. Gray Encoding



2. OneHot Encoding





Messages (No Errors)

1. Gray Encoding




2. OneHot Encoding







> Utilization report

1. Gray Encoding




2. OneHot Encoding






> Time report


1. Gray Encoding



2. OneHot Encoding




3. Sequential Encoding



As shown, **Sequential Encoding** has the highest setup/hold slack after implementation

> Power report

1. Gray Encoding



2. OneHot Encoding






11. Linting (Sequential Encoding)

Lint Checks (No Errors or Warnings)

> Single Port RAM

Check No Errors or Warnings




Summary

```
# Result Summary
# -------
# Error (0)
# ------
# 
# ------
# Warning (0)
# ------
# 
# ------
# Info (0)
# ------
# 
# ------
# 
# ------
# 
# ------
# 
# Generating Debug Information...
# # Generating Debug Information...
```

> SPI Interface

Check No Errors or Warnings



Summary