


SPI Slave with Single Port RAM



By:

Roaa Atef Mohamed

Salah Eldin Hassen Hassen

Shahd Gamal Mahmoud

Table of Contents

1. RTL Code	4
➤ Single Port RAM Code	4
➤ Design SPI Interface	5
2. Testbench Code	8
3. Do File	12
4. QuestaSim Snippets	13
➤ Single Port RAM Wave	13
➤ SPI Interface Wave	13
5. Constraint File	14
6. Encoding	15
1. Gray Encoding	15
2. OneHot Encoding	15
3. Sequential Encoding	15
7. Elaboration	16
➤ Schematic Snippets	16
1. Gray Encoding	16
2. OneHot Encoding	16
3. Sequential Encoding	16
➤ Messages (No Errors)	17
1. Gray Encoding	17
2. OneHot Encoding	17
3. Sequential Encoding	17
8. Synthesis	18
➤ Schematic Snippets	18
1. Gray Encoding	18

2.	OneHot Encoding	18
3.	Sequential Encoding	19
➤	Messages (No Errors)	19
1.	Gray Encoding	19
2.	OneHot Encoding	19
3.	Sequential Encoding	20
➤	Utilization report	20
1.	Gray Encoding	20
2.	OneHot Encoding	20
3.	Sequential Encoding	20
➤	Time report	21
1.	Gray Encoding	21
2.	OneHot Encoding	21
3.	Sequential Encoding	21
➤	Power report	22
1.	Gray Encoding	22
2.	OneHot Encoding	22
3.	Sequential Encoding	23
9.	Debug Cores	24
1.	Gray Encoding	24
2.	OneHot Encoding	24
3.	Sequential Encoding	24
10.	Implementation	25
➤	Device	25
1.	Gray Encoding	25
2.	OneHot Encoding	25
3.	Sequential Encoding	26

➤ Messages (No Errors)	27
1. Gray Encoding	27
2. OneHot Encoding	27
3. Sequential Encoding	27
➤ Utilization report	28
1. Gray Encoding	28
2. OneHot Encoding	28
3. Sequential Encoding	28
➤ Time report	29
1. Gray Encoding	29
2. OneHot Encoding	29
3. Sequential Encoding	29
➤ Power report	30
1. Gray Encoding	30
2. OneHot Encoding	30
3. Sequential Encoding	31
11. Linting (Sequential Encoding)	32
➤ Single Port RAM	32
○ Check No Errors or Warnings	32
○ Summary	32
➤ SPI Interface	33
○ Check No Errors or Warnings	33
○ Summary	33

1. RTL Code

➤ Single Port RAM Code

```
1  module single_port_async_ram
2      #(
3          parameter MEM_DEPTH = 256,
4          parameter ADDR_SIZE = 8,
5          parameter INPUT_SIZE = 10,
6          parameter WORD_SIZE = 8
7      )
8      (
9          input wire [INPUT_SIZE-1:0] din,    // Data input most 2 significant bits defines the operation
10         /**
11          * # din[9:8] Operation (most 2 significant bits)
12          * ? Write operation:
13          * * 00: Hold din as write address
14          * * 01: Write din as data in write address
15          * ? Read operation:
16          * * 10: Hold din as read address
17          * * 11: Read data from read address and tx_valid should be HIGH
18          *
19          * ? Note that the most significant bit determines the operation if read or write.
20          */
21
22         input wire clk,                      // Clock
23         input wire rst_n,                    // Active low synchronous reset
24         input wire rx_valid,                 // If HIGH: accept din to save address or write memory
25         output reg [WORD_SIZE-1:0] dout,    // Data output
26         output reg tx_valid                  // Becomes HIGH when data is ready to be read
27     );
28
29     // Memory
30     reg [WORD_SIZE-1:0] mem [0:MEM_DEPTH-1];
31
32     // Address registers
33     reg [ADDR_SIZE-1:0] addr_wr_reg;
34     reg [ADDR_SIZE-1:0] addr_rd_reg;
35
36     always @(posedge clk) begin
37         if (~rst_n) begin
38             addr_wr_reg <= 0;
39             addr_rd_reg <= 0;
40             dout <= 0;
41             tx_valid <= 0;
42         end else begin
43             if(rx_valid) // If rx_valid is HIGH, then do the operation
44                 begin
45                     case (din[INPUT_SIZE-1:INPUT_SIZE-2])
46                         2'b00: begin
47                             addr_wr_reg <= din[WORD_SIZE-1:0];
48                             tx_valid <= 0;
49                         end
50                         2'b01: begin
51                             mem[addr_wr_reg] <= din[WORD_SIZE-1:0];
52                             tx_valid <= 0;
53                         end
54                         2'b10: begin
55                             addr_rd_reg <= din[WORD_SIZE-1:0];
56                             tx_valid <= 0;
57                         end
58                         2'b11: begin
59                             dout <= mem[addr_rd_reg];
60                             tx_valid <= 1;
61                         end
62                     endcase
63                 end
64             end
65         end
66     end
67 endmodule
```

➤ Design SPI Interface

```
1  module spi_slave_interface
2      #(
3          parameter MEM_DEPTH = 256,
4          parameter MEM_ADDR_SIZE = 8,
5          parameter MEM_INPUT_SIZE = 10,
6          parameter MEM_WORD_SIZE = 8
7      )
8      (
9          input wire MOSI,    // Master Out Slave In
10         output reg MISO,    // Master In Slave Out
11         input wire clk,      // Serial Clock
12         input wire SS_n,     // Slave Select
13         input wire rst_n     // Active low synchronous reset
14     );
15
16     //// ! Ram Signals
17     wire tx_valid;           // Becomes HIGH when data is ready to be read
18     wire [MEM_WORD_SIZE-1:0] tx_data; // Data input from Memory
19     reg rx_valid;            // Becoms HIGH when sending data to Memory
20     reg [MEM_INPUT_SIZE-1:0] rx_data; // Data output to Memory
21
22     //// ! RAM
23     single_port_async_ram #(
24         .MEM_DEPTH(MEM_DEPTH),
25         .ADDR_SIZE(MEM_ADDR_SIZE),
26         .INPUT_SIZE(MEM_INPUT_SIZE),
27         .WORD_SIZE(MEM_WORD_SIZE)
28     ) ram (
29         .din(rx_data),
30         .clk(clk),
31         .rst_n(rst_n),
32         .rx_valid(rx_valid),
33         .dout(tx_data),
34         .tx_valid(tx_valid)
35     );
36
37     //// ! SPI Slave Interface
38
39     // States
40     localparam IDLE      = 0; // Idle state
41     localparam CHK_CMD   = 1; // Takes one MOSI input
42     localparam WRITE     = 2; // Writes address/data is being sent to RAM
43     localparam READ_ADD  = 3; // Read address is being sent to RAM
44     localparam READ_DATA = 4; // Read data is being saved then sent to MISO
45
46     // Registers for current state (cs) and next state (ns)
47     (* fsm_encoding = "sequential" *)
48     reg [2:0] cs, ns;
49
50     // Counter to keep track of bits received or transmitted
51     reg [4:0] counter;
52
53     // Flag to indicate a read operation
54     reg READ_OP;
55
56     // # State Memory: Sequential logic to update the current state
57     always @(posedge clk)
58     begin
59         if(~rst_n)
60             cs <= IDLE; // Reset to IDLE state
61         else
62             cs <= ns;    // Update to next state
63     end
64
```

```

65 // # Next State Logic: Combinational logic to determine the next state
66 always @(*)
67 begin
68     if(~rst_n) begin
69         ns = IDLE; // Reset to IDLE state
70     end
71     else begin
72         case(cs)
73             IDLE: begin
74                 if(~SS_n)
75                     ns = CHK_CMD; // Move to CHK_CMD state if Slave Select is active
76                 else
77                     ns = IDLE; // Remain in IDLE state
78             end
79             CHK_CMD: begin
80                 if(MOSI == 0)
81                     ns = WRITE; // Move to WRITE state if MOSI is 0 (Write operation)
82                 else begin
83                     if(READ_OP)
84                         ns = READ_DATA; // Move to READ_DATA state if READ_OP is set (Address received before)
85                     else
86                         ns = READ_ADD; // Move to READ_ADD state otherwise (Address receiveing)
87                 end
88             end
89             WRITE: begin
90                 if(SS_n)
91                     ns = IDLE; // Move to IDLE state if Slave Select is inactive
92                 else
93                     ns = WRITE; // Remain in WRITE state
94             end
95             READ_ADD: begin
96                 if(SS_n)
97                     ns = IDLE; // Move to IDLE state if Slave Select is inactive
98                 else
99                     ns = READ_ADD; // Remain in READ_ADD state
100             end
101             READ_DATA: begin
102                 if(SS_n)
103                     ns = IDLE; // Move to IDLE state if Slave Select is inactive
104                 else
105                     ns = READ_DATA; // Remain in READ_DATA state
106             end
107             default: ns = IDLE; // Default to IDLE state
108         endcase
109     end
110 end
111

```

```

112 // # Output Logic: Sequential logic to generate outputs based on the current state
113 always @(posedge clk) begin
114     if(~rst_n)begin
115         counter <= 4'b0;
116         MISO <= 0;
117         READ_OP <= 0;
118     end
119     else begin
120         MISO <= 0; // Default MISO to 0
121         rx_valid <= 0; // Default rx_valid to 0
122         case(cs)
123             IDLE: begin
124                 // No operation in IDLE state
125             end
126             CHK_CMD: begin
127                 counter <= 0; // Reset counter in CHK_CMD state
128             end
129             WRITE: begin
130                 if(counter >= 10)
131                     rx_valid <= 1; // Set rx_valid when 10 bits are received
132                 else begin
133                     rx_data <= {rx_data[MEM_INPUT_SIZE-2:0], MOSI}; // Shift in MOSI data
134                     rx_valid <= 0;
135                     counter <= counter + 1;
136                 end
137             end
138         endcase
139     end
140 end

```

```

138 READ_ADD: begin
139     READ_OP <= 1; // Set READ_OP flag as Address is received
140     if(counter >= 10) begin
141         rx_valid <= 1; // Set rx_valid when 10 bits are received
142     end
143     else begin
144         rx_data <= {rx_data[MEM_INPUT_SIZE-2:0], MOSI}; // Shift in MOSI data
145         rx_valid <= 0;
146         counter <= counter + 1;
147     end
148 end
149 READ_DATA: begin
150     READ_OP <= 0; // Clear READ_OP flag as Data is received
151     if(counter >= 18) begin
152         // No operation when counter exceeds 18
153     end
154     else if(counter >= 10) begin
155         rx_valid <= 1; // Set rx_valid when 10 bits are received
156         if(tx_valid) begin // If tx_valid is HIGH (Data received from RAM), then send data to MISO
157             counter <= counter + 1;
158             MISO <= tx_data[17-counter]; // Send data on MISO
159         end
160     end
161     else begin
162         rx_data <= {rx_data[MEM_INPUT_SIZE-2:0], MOSI}; // Shift in MOSI data
163         counter <= counter + 1;
164         if(counter >= 10)
165             rx_valid <= 1; // Set rx_valid when 10 bits are received to pass to RAM
166     end
167 end
168 default: begin
169     rx_valid <= 0;
170     MISO <= 0;
171     counter <= 0;
172 end
173 endcase
174 end
175 end
176
177 endmodule
178

```


2. Testbench Code

➤ Single Port RAM Testbench

```
1  module single_port_async_ram_tb;
2
3      // Parameters
4      parameter MEM_DEPTH = 256;
5      parameter ADDR_SIZE = 8;
6      parameter INPUT_SIZE = 10;
7      parameter WORD_SIZE = 8;
8
9      // Signals
10     reg [INPUT_SIZE-1:0] din;
11     reg clk;
12     reg rst_n;
13     reg rx_valid;
14     wire [WORD_SIZE-1:0] dout;
15     wire tx_valid;
16
17     // Instantiate the DUT (Device Under Test)
18     single_port_async_ram #(
19         .MEM_DEPTH(MEM_DEPTH),
20         .ADDR_SIZE(ADDR_SIZE),
21         .INPUT_SIZE(INPUT_SIZE),
22         .WORD_SIZE(WORD_SIZE)
23     ) dut (
24         .din(din),
25         .clk(clk),
26         .rst_n(rst_n),
27         .rx_valid(rx_valid),
28         .dout(dout),
29         .tx_valid(tx_valid)
30     );
31
32     // Clock generation
33     initial begin
34         clk = 0;
35         forever #5 clk = ~clk;
36     end
37
38     // Test sequence
39     initial begin
40         // Initialize signals
41         rst_n = 0;
42         din = 0;
43         rx_valid = 0;
44
45         // Reset the DUT
46         #10;
47         rst_n = 1;
48
49         // Write address 0x01
50         #10;
51         din = 10'b0000000001; // Write address 0x01
52         rx_valid = 1;
53         #10;
54         rx_valid = 0;
```

```

56      // Write data 0xAA to address 0x01
57      #10;
58      din = 10'b0100001010; // Write data 0x0A
59      rx_valid = 1;
60      #10;
61      rx_valid = 0;
62
63      // Read address 0x01
64      #10;
65      din = 10'b1000000001; // Read address 0x01
66      rx_valid = 1;
67      #10;
68      rx_valid = 0;
69
70      // Read data from address 0x01
71      #10;
72      din = 10'b1100000000; // Read data
73      rx_valid = 1;
74      #10;
75      rx_valid = 0;
76
77      // Wait for tx_valid to go high and check the output
78      #10;
79      if (tx_valid && dout == 8'h0A) begin
80          $display("Test Passed: Data read correctly from address 0x01");
81      end else begin
82          $display("Test Failed: Incorrect data read from address 0x01");
83      end
84
85      // Finish the simulation
86      #10;
87      $stop;
88  end
89
90 endmodule
91

```

➤ SPI Interface Testbench

```
1  module spi_slave_interface_tb();
2      //parameters
3      parameter MEM_DEPTH = 256;
4      parameter MEM_ADDR_SIZE = 8;
5      parameter MEM_INPUT_SIZE = 10;
6      parameter MEM_WORD_SIZE = 8;
7      //////////////////////////////////////////////////
8      //input and output signals
9      reg MOSI_tb;
10     wire MISO_tb;
11     reg clk_tb;
12     reg SS_n_tb;
13     reg rst_n_tb;
14     //////////////////////////////////////////////////
15     //instantiation of the module
16     spi_slave_interface spi_dut (
17         MOSI_tb,
18         MISO_tb,
19         clk_tb,
20         SS_n_tb,
21         rst_n_tb
22     );
23     //////////////////////////////////////////////////
24     reg [9:0] send_data;
25     reg [7:0] address;
26     reg [7:0] expected_data;
27     reg [7:0] received_data;
28
29     //////////////////////////////////////////////////
30     //clk generation
31     initial begin
32         clk_tb=0;
33         forever
34             #5 clk_tb=~clk_tb;
35     end
36     //////////////////////////////////////////////////
37     initial begin
38         // test reset
39         rst_n_tb = 0;
40         SS_n_tb = 1;
41         MOSI_tb = 0;
42         send_data = 0;
43         @(negedge clk_tb);
44         //////////////////////////////////////////////////
45
46         repeat (40) begin
47             //test sending address for write
48             rst_n_tb = 1;
49             SS_n_tb = 0;
50             send_data = $random;
51             send_data[9:8] = 2'b00;
52             address = send_data[7:0];
53             send_data_task();
54             @(negedge clk_tb);
55             @(negedge clk_tb);
56             SS_n_tb = 1;
57             @(negedge clk_tb);
58             @(negedge clk_tb);
59         end
60     end
61 endmodule
```


3. Do File

➤ Single Port RAM


```
1 vlib work
2 vlog single_port_async_ram.v single_port_async_ram_tb.v
3 vsim -voptargs=+acc work.single_port_async_ram_tb
4 add wave *
5 run -all
6
```

➤ SPI Interface


```
1 vlib work
2 vlog single_port_async_ram.v spi_slave_interface.v spi_slave_interface_tb.v
3 vsim -voptargs=+acc work.spi_slave_interface_tb
4 add wave *
5 run -all
6
```

4. QuestaSim Snippets


➤ Single Port RAM Wave



➤ SPI Interface Wave Example 1



Example 2



5. Constraint File

```
1  ## FPGA part: xc7a35ticpg236-1L
2
3  ## Clock signal
4  set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
5  create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk]
6
7  ## Switches
8  set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports MOSI]
9  set_property -dict {PACKAGE_PIN V16 IOSTANDARD LVCMOS33} [get_ports SS_n]
10 set_property -dict {PACKAGE_PIN W16 IOSTANDARD LVCMOS33} [get_ports rst_n]
11
12 ## LEDs
13 set_property -dict {PACKAGE_PIN U16 IOSTANDARD LVCMOS33} [get_ports MISO]
14
15 ## Debug Core
16 create_debug_core u_ila_0 ila
17 set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
18 set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
19 set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
20 set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
21 set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
22 set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
23 set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
24 set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
25 set_property port_width 1 [get_debug_ports u_ila_0/clk]
26 connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG]]
27 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
28 set_property port_width 1 [get_debug_ports u_ila_0/probe0]
29 connect_debug_port u_ila_0/probe0 [get_nets [list clk_IBUF]]
30 create_debug_port u_ila_0 probe
31 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
32 set_property port_width 1 [get_debug_ports u_ila_0/probe1]
33 connect_debug_port u_ila_0/probe1 [get_nets [list MISO_OBUF]]
34 create_debug_port u_ila_0 probe
35 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
36 set_property port_width 1 [get_debug_ports u_ila_0/probe2]
37 connect_debug_port u_ila_0/probe2 [get_nets [list MOSI_IBUF]]
38 create_debug_port u_ila_0 probe
39 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
40 set_property port_width 1 [get_debug_ports u_ila_0/probe3]
41 connect_debug_port u_ila_0/probe3 [get_nets [list rst_n_IBUF]]
42 create_debug_port u_ila_0 probe
43 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
44 set_property port_width 1 [get_debug_ports u_ila_0/probe4]
45 connect_debug_port u_ila_0/probe4 [get_nets [list SS_n_IBUF]]
46 set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
47 set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
48 set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
49 connect_debug_port dbg_hub/clk [get_nets clk_IBUF_BUFG]
50
```

6. Encoding

1. Gray Encoding

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	011	010
READ_DATA	010	100
READ_ADD	111	011

2. OneHot Encoding

State	New Encoding	Previous Encoding
IDLE	00001	000
CHK_CMD	00010	001
WRITE	00100	010
READ_DATA	01000	100
READ_ADD	10000	011


3. Sequential Encoding

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	010	010
READ_DATA	011	100
READ_ADD	100	011


7. Elaboration

➤ Schematic Snippets


1. Gray Encoding



2. OneHot Encoding




3. Sequential Encoding



➤ Messages (No Errors)


1. Gray Encoding



2. OneHot Encoding




3. Sequential Encoding




8. Synthesis

➤ Schematic Snippets


1. Gray Encoding



2. OneHot Encoding




3. Sequential Encoding




➤ Messages (No Errors)

1. Gray Encoding



Category	Warning	Info	Status
Vivado Commands	0	3	8
Synthesis	1	29	11
Synthesized Design	0	6	2

2. OneHot Encoding



Category	Warning	Info	Status
Vivado Commands	0	3	16
Synthesis	1	29	11
Synthesized Design	0	6	2

3. Sequential Encoding

Tcl ConsoleMessages xLogReportsDesign RunsDebug

➤ Utilization report

1. Gray Encoding

Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
▼ spi_slave_interface	26	38	1	0.5	5	1
dbg_hub (dbg_hub_CV)	0	0	0	0	0	0
ram (single_port_asyn...	10	17	1	0.5	0	0
u_ila_0 (u_ila_0_CV)	0	0	0	0	0	0

2. OneHot Encoding

Name	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
▼ spi_slave_interface	26	40	0.5	5	1
dbg_hub (dbg_hub_CV)	0	0	0	0	0
ram (single_port_asyn...	10	17	0.5	0	0
u_ila_0 (u_ila_0_CV)	0	0	0	0	0

3. Sequential Encoding

Name	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
▼ spi_slave_interface	25	38	0.5	5	1
dbg_hub (dbg_hub_CV)	0	0	0	0	0
ram (single_port_asyn...	10	17	0.5	0	0
u_ila_0 (u_ila_0_CV)	0	0	0	0	0

➤ Time report

1. Gray Encoding

Design Timing Summary			
Setup	Hold	Pulse Width	
Worst Negative Slack (WNS): 5.476 ns	Worst Hold Slack (WHS): 0.142 ns	Worst Pulse Width Slack (WPWS): 4.500 ns	
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns	
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	
Total Number of Endpoints: 95	Total Number of Endpoints: 95	Total Number of Endpoints: 41	
All user specified timing constraints are met.			

2. OneHot Encoding


Design Timing Summary			
Setup	Hold	Pulse Width	
Worst Negative Slack (WNS): 5.898 ns	Worst Hold Slack (WHS): 0.142 ns	Worst Pulse Width Slack (WPWS): 4.500 ns	
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns	
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	
Total Number of Endpoints: 97	Total Number of Endpoints: 97	Total Number of Endpoints: 43	
All user specified timing constraints are met.			

3. Sequential Encoding


Design Timing Summary			
Setup	Hold	Pulse Width	
Worst Negative Slack (WNS): 5.445 ns	Worst Hold Slack (WHS): 0.142 ns	Worst Pulse Width Slack (WPWS): 4.500 ns	
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns	
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	
Total Number of Endpoints: 95	Total Number of Endpoints: 95	Total Number of Endpoints: 41	
All user specified timing constraints are met.			

➤ Power report

1. Gray Encoding



2. OneHot Encoding



3. Sequential Encoding


Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.061 W
Design Power Budget: Not Specified
Power Budget Margin: N/A
Junction Temperature: 25.3°C
Thermal Margin: 74.7°C (14.9 W)
Effective θ_{JA} : 5.0°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Medium

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power



9. Debug Cores

1. Gray Encoding

Name	Debug Core Instance	Debug Core Type	Debug Port	Driver Cell	Driver Name	Driver Pin
Assigned Debug Nets						
clk_IBUF	u_ila_0	labtools_ila_v6	probe0	IBUF	clk_IBUF_inst	O
MISO_OBUF	u_ila_0	labtools_ila_v6	probe1	FDRE	MISO_reg	Q
MOSI_IBUF	u_ila_0	labtools_ila_v6	probe2	IBUF	MOSI_IBUF_inst	O
rst_n_IBUF	u_ila_0	labtools_ila_v6	probe3	IBUF	rst_n_IBUF_inst	O
SS_n_IBUF	u_ila_0	labtools_ila_v6	probe4	IBUF	SS_n_IBUF_inst	O
Unassigned Debug Nets (0)						

2. OneHot Encoding

Name	Debug Core Instance	Debug Core Type	Debug Port	Driver Cell	Driver Name	Driver Pin
Assigned Debug Nets						
clk_IBUF	u_ila_0	labtools_ila_v6	probe0	IBUF	clk_IBUF_inst	O
MISO_OBUF	u_ila_0	labtools_ila_v6	probe1	FDRE	MISO_reg	Q
MOSI_IBUF	u_ila_0	labtools_ila_v6	probe2	IBUF	MOSI_IBUF_inst	O
rst_n_IBUF	u_ila_0	labtools_ila_v6	probe3	IBUF	rst_n_IBUF_inst	O
SS_n_IBUF	u_ila_0	labtools_ila_v6	probe4	IBUF	SS_n_IBUF_inst	O
Unassigned Debug Nets (0)						


3. Sequential Encoding

Name	Debug Core Instance	Debug Core Type	Debug Port	Driver Cell	Driver Name	Driver Pin
Assigned Debug Nets						
clk_IBUF	u_ila_0	labtools_ila_v6	probe0	IBUF	clk_IBUF_inst	O
MISO_OBUF	u_ila_0	labtools_ila_v6	probe1	FDRE	MISO_reg	Q
MOSI_IBUF	u_ila_0	labtools_ila_v6	probe2	IBUF	MOSI_IBUF_inst	O
rst_n_IBUF	u_ila_0	labtools_ila_v6	probe3	IBUF	rst_n_IBUF_inst	O
SS_n_IBUF	u_ila_0	labtools_ila_v6	probe4	IBUF	SS_n_IBUF_inst	O
Unassigned Debug Nets (0)						


10. Implementation

➤ Device


1. Gray Encoding



2. OneHot Encoding



3. Sequential Encoding




➤ Messages (No Errors)


1. Gray Encoding



2. OneHot Encoding



3. Sequential Encoding



➤ Utilization report

1. Gray Encoding

Name	1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT as Memory (9600)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)	BSCANE2 (4)
▼ N spi_slave_interface		1264	1954	11	626	1156	108	749	1	5	2	1
> I dbg_hub (dbg_hub)		475	727	0	238	451	24	312	0	0	1	1
I ram (single_port_asyn...		10	17	1	7	10	0	1	0.5	0	0	0
> I u_ila_0 (u_ila_0)		763	1189	10	380	679	84	425	0.5	0	0	0

2. OneHot Encoding

Name	1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT as Memory (9600)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)	BSCANE2 (4)
▼ N spi_slave_interface		1264	1956	10	618	1156	108	746	1	5	2	1
> I dbg_hub (dbg_hub)		475	727	0	234	451	24	308	0	0	1	1
I ram (single_port_asyn...		10	17	0	8	10	0	1	0.5	0	0	0
> I u_ila_0 (u_ila_0)		763	1189	10	378	679	84	421	0.5	0	0	0

3. Sequential Encoding

Name	1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT as Memory (9600)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)	BSCANE2 (4)
▼ N spi_slave_interface		1265	1954	10	613	1157	108	735	1	5	2	1
> I dbg_hub (dbg_hub)		476	727	0	238	452	24	303	0	0	1	1
I ram (single_port_asyn...		10	17	0	4	10	0	1	0.5	0	0	0
> I u_ila_0 (u_ila_0)		764	1189	10	370	680	84	420	0.5	0	0	0

➤ Time report

1. Gray Encoding

Design Timing Summary		
Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.310 ns	Worst Hold Slack (WHS): 0.040 ns	Worst Pulse Width Slack (WPWS): 3.750 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 3880	Total Number of Endpoints: 3864	Total Number of Endpoints: 2141
All user specified timing constraints are met.		

2. OneHot Encoding

Design Timing Summary		
Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.447 ns	Worst Hold Slack (WHS): 0.025 ns	Worst Pulse Width Slack (WPWS): 3.750 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 3882	Total Number of Endpoints: 3866	Total Number of Endpoints: 2143
All user specified timing constraints are met.		


3. Sequential Encoding

Design Timing Summary		
Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.460 ns	Worst Hold Slack (WHS): 0.049 ns	Worst Pulse Width Slack (WPWS): 3.750 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 3880	Total Number of Endpoints: 3864	Total Number of Endpoints: 2141
All user specified timing constraints are met.		


As shown, **Sequential Encoding** has the highest setup/hold slack after implementation

➤ Power report

1. Gray Encoding



2. OneHot Encoding



3. Sequential Encoding


Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.069 W
Design Power Budget: Not Specified
Power Budget Margin: N/A
Junction Temperature: 25.3°C
Thermal Margin: 74.7°C (14.8 W)
Effective θ_{JA} : 5.0°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Medium

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power




11. Linting (Sequential Encoding)

Lint Checks (No Errors or Warnings)

➤ Single Port RAM

○ Check No Errors or Warnings




○ Summary

```
# Result Summary
# -----
# Error (0)
# -----
#
# Warning (0)
# -----
#
# Info (0)
# -----
#
# Resolved (0)
# -----
#
# Generating Debug Information...
#
```

➤ SPI Interface

- Check No Errors or Warnings



- Summary

```
# Result Summary
# -----
# Error (0)
# -----
#
# Warning (0)
# -----
#
# Info (1)
# -----
# parameter_name_duplicate :1
# -----
# Resolved (0)
# -----
#
# Generating Debug Information...
#
```