

2/28/2025

Spartan-6 DSP48A1

Salah-Eldin Hassen Hassen.

Table of Contents

RTL Code:.....	2
Test Bench Code:.....	7
Golden model (C/C++):.....	9
Do file:	13
Waveform snippets:.....	13
Lint snippets:	15
Constraints file:.....	16
Elaboration:	16
Synthesis:	17
Implementation:.....	18
Project Summary:.....	19
Notes:.....	20

RTL Code:

```
Projects - DFF.v

1 module DFF
2   #((
3     parameter WIDTH = 1,
4     parameter RSTTYPE = "ASYNC",
5     parameter REGEN = 1
6   )
7   (
8     input wire clk,
9     input wire rst,
10    input wire en,
11    input wire [WIDTH-1:0] d,
12    output reg [WIDTH-1:0] q
13  );
14
15 generate
16   if (REGEN == 1) begin
17     if (RSTTYPE == "ASYNC") begin
18       always @(posedge clk or posedge rst) begin
19         if (rst) begin
20           q <= 0;
21         end else if (en) begin
22           q <= d;
23         end
24       end
25     end else begin
26       always @(posedge clk) begin
27         if (rst) begin
28           q <= 0;
29         end else if (en) begin
30           q <= d;
31         end
32       end
33     end
34   end else begin
35     always @(*) begin
36       q = d;
37     end
38   end
39 endgenerate
40
41 endmodule
42
```

```

Projects - DSP48A1.v

1 // % The Spartan-6 family offers a high ratio of DSP48A1 slices to logic,
2 // % making it ideal for math-intensive applications. Design DSP48A1 slice of the spartan6 FPGAs.
3
4 module DSP48A1 #(
5     //// ! Parameter (Attributes):
6     parameter WIDTH_1 = 8, // * Width for OPMODE
7     parameter WIDTH_2 = 18, // * Width for A, B, D, BCIN, BCOUT
8     parameter WIDTH_3 = 36, // * Width for M
9     parameter WIDTH_4 = 48, // * Width for C, PCIN, PCOUT, P
10
11    /**
12     * * The A0REG, A1REG, B0REG, and B1REG attributes can take values of 0 or 1.
13     * * These values define the number of pipeline registers in the A and B input paths.
14     * # A0 and B0 are the first stages of the pipelines.
15     * # A1 and B1 are the second stages of the pipelines.
16     * ? A0REG defaults to 0 (no register). A1REG defaults to 1 (register).
17     * ? B0REG defaults to 0 (no register) B1REG defaults to 1 (register).
18     */
19     parameter A0REG = 0,
20     parameter A1REG = 1,
21     parameter B0REG = 0,
22     parameter B1REG = 1,
23
24    /**
25     * * These attributes can take a value of 0 or 1.
26     * * The number defines the number of pipeline stages.
27     * ? Default: 1 (registered)
28     */
29     parameter CREG = 1,
30     parameter DREG = 1,
31     parameter MREG = 1,
32     parameter PREG = 1,
33     parameter CARRYINREG = 1,
34     parameter CARRYOUTREG = 1,
35     parameter OPMODEREG = 1,
36
37    /**
38     * * This attribute can be set to the string CARRYIN or OPMODE5.
39     * * The CARRYINSEL attribute is used in the carry cascade input,
40     * * either the CARRYIN input will be considered or the value of opcode[5].
41     * ? Default: OPMODE5. Tie the output of the mux to 0 if none of these string values exist.
42     */
43     parameter CARRYINSEL = "OPMODE5",
44
45    /**
46     * * The B_INPUT attribute defines whether:
47     * * the input to the B port is routed from the B input (attribute = DIRECT)
48     * * or the cascaded input (BCIN) from the previous DSP48A1 slice (attribute = CASCADE).
49     * ? Default: DIRECT. Tie the output of the mux to 0 if none of these string values exist.
50     */
51     parameter B_INPUT = "DIRECT",
52
53    /**
54     * * This attribute can be set to ASYNC or SYNC.
55     * * The RSTTYPE attribute selects whether all resets for the DSP48A1 slice should have
56     * * a synchronous or asynchronous reset capability.
57     * ? Default: SYNC.
58     */
59     parameter RSTTYPE = "SYNC"
60 )( //!! ! Data Ports:
61    /**
62     * * 18-bit data input to multiplier, and optionally to post-
63     * * adder/subtractor depending on the value of OPMODE[1:0].
64     */
65     input [WIDTH_2-1:0] A,
66
67    /**
68     * * 18-bit data input to pre-adder/subtractor, to multiplier depending on

```

```

70     * * OPMODE[4], or to post-adder/subtractor depending on OPMODE[1:0].
71     */
72     input [WIDTH_2-1:0] B,
73
74     /**
75      * * 48-bit data input to post-adder/subtractor.
76      */
77     input [WIDTH_4-1:0] C,
78
79     /**
80      * * 18-bit data input to pre-adder/subtractor. D[11:0] are concatenated
81      * * with A and B and optionally sent to post-adder/subtractor depending on the value of OPMODE[1:0].
82      */
83     input [WIDTH_2-1:0] D,
84
85     /**
86      * * carry input to the post-adder/subtractor.
87      */
88     input CARRYIN,
89
90     /**
91      * * 36-bit buffered multiplier data output, routable to the FPGA logic.
92      * * It is either the output of the M register (MREG = 1) or the direct output of the multiplier (MREG = 0).
93      */
94     output [WIDTH_3-1:0] M,
95
96     /**
97      * * Primary data output from the post-adder/subtractor.
98      * * It is either the output of the P register (PREG = 1) or the direct output of the post-adder/subtractor (PREG = 0).
99      */
100    output [WIDTH_4-1:0] P,
101
102   /**
103    * * Cascade carry out signal from post-adder/subtractor.
104    * * It can be registered in (CARRYOUTREG = 1) or unregistered (CARRYOUTREG = 0).
105    * * This output is to be connected only to CARRYIN of adjacent DSP48A1 if multiple DSP blocks are used.
106    */
107    output CARRYOUT,
108
109   /**
110    * * Carry out signal from post-adder/subtractor for use in the FPGA logic.
111    * * It is a copy of the CARRYOUT signal that can be routed to the user logic.
112    */
113    output CARRYOUTF,
114
115    !---- ! Control Input Ports:
116    input CLK,           // # DSP clock
117    input [WIDTH_1-1:0] OPMODE, // # Control input to select the arithmetic operations of the DSP48A1 slice.
118
119    !---- ! OPMODE Pin Descriptions:
120    /**
121     * # OPMODE[1:0]:
122     *      ? Specifies the source of the X input to the post-adder/subtractor
123     *      * 0 - Specifies to place all zeros (disable the post-adder/subtractor
124     *          and propagate the Z result to P)
125     *      * 1 - Use the multiplier product
126     *      * 2 - Use the P output signal (accumulator)
127     *      * 3 - Use the concatenated D:A:B input signals
128     * # OPMODE[3:2]:
129     *      ? Specifies the source of the Z input to the post-adder/subtractor
130     *      * 0 - Specifies to place all zeros (disable the post-adder/subtractor
131     *          and propagate the multiplier product or other X result to P)
132     *      * 1 - Use the PCIN
133     *      * 2 - Use the P output signal (accumulator)
134     *      * 3 - Use the C port
135     * # OPMODE[4]:
136     *      ? Specifies the use of the pre-adder/subtractor
137     *      * 0 - Bypass the pre-adder supplying the data on port B directly to the multiplier
138     *      * 1 - Selects to use the pre-adder adding or subtracting the values on the B and D ports
139     *          prior to the multiplier.
140     * # OPMODE[5]:
141     *      ? Forces a value on the carry input of the carry-in register (CYI) or direct to the CIN

```

```

142      *      ? to the post-adder. Only applicable when CARRYINSEL = OPMODE5
143      * # OPMODE[6]:
144      *      ? Specifies whether the pre-adder/subtractor is an adder or subtracter
145      *      * 0 - Specifies pre-adder/subtractor to perform an addition operation
146      *      * 1 - Specifies pre-adder/subtractor to perform a subtraction operation (D-B)
147      * # OPMODE[7]:
148      *      ? Specifies whether the post-adder/subtractor is an adder or subtracter
149      *      * 0 - Specifies post-adder/subtractor to perform an addition operation
150      *      * 1 - Specifies post-adder/subtractor to perform a subtraction operation (Z-(X+CIN))
151      */
152
153 //!!! ! Clock Enable Input Ports:
154 input CEA,          // * Clock enable for the A port registers: (A0REG & A1REG).
155 input CEB,          // * Clock enable for the B port registers: (B0REG & B1REG).
156 input CEC,          // * Clock enable for the C port registers (CREG).
157 input CECARRYIN,   // * Clock enable for the carry-in register (CYI) and the carry-out register (CYO).
158 input CED,          // * Clock enable for the D port register (DREG).
159 input CEM,          // * Clock enable for the multiplier register (MREG).
160 input CEOPMODE,    // * Clock enable for the opmode register (OPMODEREG).
161 input CEP,          // * Clock enable for the P output port registers (PREG = 1).
162
163 //!!! ! Reset Input Ports:
164 // # All the resets are active high. They are either sync or async depending on the parameter RSTTYPE.
165 input RSTA,         // * Reset for the A registers: (A0REG & A1REG).
166 input RSTB,         // * Reset for the B registers: (B0REG & B1REG).
167 input RSTC,         // * Reset for the C registers (CREG).
168 input RSTCARRYIN,  // * Reset for the carry-in register (CYI) and the carry-out register (CYO).
169 input RSTD,          // * Reset for the D register (DREG).
170 input RSTM,          // * Reset for the multiplier register (MREG).
171 input RSTOPMODE,   // * Reset for the opmode register (OPMODEREG).
172 input RSTP,          // * Reset for the P output registers (PREG = 1).
173
174 //!!! ! Cascade Ports:
175 input [WIDTH_2-1:0] BCIN,   // * Cascade input for Port B.
176 output [WIDTH_2-1:0] BCOUT, // * Cascade output for Port B.
177 input [WIDTH_4-1:0] PCIN,   // * Cascade input for Port P.
178 output [WIDTH_4-1:0] PCOUT // * Cascade output for Port P.
179 );
180
181 //!!! ! Internal Signals:
182 // * 01: Input Stage
183 wire [WIDTH_2-1:0] B_0;
184 wire [WIDTH_1-1:0] OPMODE_0;
185
186 // * 02: Second Stage
187 wire [WIDTH_2-1:0] D_1;
188 wire [WIDTH_2-1:0] B_0_0;
189 wire [WIDTH_2-1:0] A_1;
190 wire [WIDTH_4-1:0] C_1;
191
192 // * 03: Pre-Adder/Subtracter
193 wire [WIDTH_2-1:0] D_PAS_B; // ? D + B or D - B (OPMODE[6])
194
195 // * 04: Fourth Stage
196 wire [WIDTH_2-1:0] B_1;
197
198 // * 05: Fifth Stage
199 wire [WIDTH_4-1:0] D_A_B; // ? {D_1[11:0], A_1_0, B_1_0}
200 wire [WIDTH_2-1:0] B_1_0;
201 wire [WIDTH_2-1:0] A_1_0;
202
203 // * 06: Multiplier
204 wire [WIDTH_3-1:0] B1_Mul_A1;
205 wire CYI;
206
207 // * 07: Seventh Stage
208 wire [WIDTH_3-1:0] M_B;
209 wire CYI_0;
210
211 // * 08: Eighth Stage
212 wire [WIDTH_4-1:0] X;
213 wire [WIDTH_4-1:0] Z;

```

```

214
215 // * 09: Post-Adder/Subtractor
216 wire [WIDTH_4-1:0] X_Z_CIN_OP; // ? X + Z + CIN or Z - (X + CIN) (OPMODE[7])
217 wire CYO;
218
219 // * 10: Output Stage
220 // ? No Signals Required
221
222 //// ! Implementation
223 // * 01: Input Stage
224 assign B_0 = (B_INPUT == "DIRECT") ? B : (B_INPUT == "CASCADE") ? BCIN : 0;
225
226 DFF #(WIDTH(WIDTH_1), .RSTTYPE(RSTTYPE), .REGEN(OPMODEREG)) DFF_OPMode
(.d(OPMODE), .clk(CLK), .rst(RSTOPMODE), .en(CEOPMODE), .q(OPMODE_O));
227
228 // * 02: Second Stage
229 DFF #(WIDTH(WIDTH_2), .RSTTYPE(RSTTYPE), .REGEN(DREG)) DFF_D (.d(D), .clk(CLK), .rst(RSTD), .en(CED), .q(D_1));
230 DFF #(WIDTH(WIDTH_2), .RSTTYPE(RSTTYPE), .REGEN(B0REG)) DFF_B_0 (.d(B_0), .clk(CLK), .rst(RSTB), .en(CEB), .q(B_0_O));
231 DFF #(WIDTH(WIDTH_2), .RSTTYPE(RSTTYPE), .REGEN(A0REG)) DFF_A_0 (.d(A), .clk(CLK), .rst(RSTA), .en(CEA), .q(A_1));
232 DFF #(WIDTH(WIDTH_4), .RSTTYPE(RSTTYPE), .REGEN(CREG)) DFF_C (.d(C), .clk(CLK), .rst(RSTC), .en(CEC), .q(C_1));
233
234 // * 03: Pre-Adder/Subtractor
235 assign D_PAS_B = (OPMODE_O[6]) ? D_1 - B_0_O : D_1 + B_0_O;
236
237 // * 04: Fourth Stage
238 assign B_1 = (OPMODE_O[4]) ? D_PAS_B : B_0_O;
239
240 // * 05: Fifth Stage
241 DFF #(WIDTH(WIDTH_2), .RSTTYPE(RSTTYPE), .REGEN(B1REG)) DFF_B_1 (.d(B_1), .clk(CLK), .rst(RSTB), .en(CEB), .q(B_1_O));
242 DFF #(WIDTH(WIDTH_2), .RSTTYPE(RSTTYPE), .REGEN(A1REG)) DFF_A_1 (.d(A_1), .clk(CLK), .rst(RSTA), .en(CEA), .q(A_1_O));
243
244 assign D_A_B = {D_1[11:0], A_1_O, B_1_O};
245 assign BCOUT = B_1_O;
246
247 // * 06: Multiplier
248 assign B1_Mul_A1 = B_1_O * A_1_O;
249
250 assign CYI = (CARRYINSEL == "OPMODE5") ? OPMODE[5] : (CARRYINSEL == "CARRYIN") ? CARRYIN: 1'b0;
251
252 // * 07: Seventh Stage
253 DFF #(WIDTH(WIDTH_3), .RSTTYPE(RSTTYPE), .REGEN(MREG)) DFF_M_O (.d(B1_Mul_A1), .clk(CLK), .rst(RSTM), .en(CEM), .q(M_B));
254 DFF #(WIDTH(1), .RSTTYPE(RSTTYPE), .REGEN(CARRYINREG)) DFF_CYI_O (.d(CYI), .clk(CLK), .rst(RSTCARRYIN), .en(CECARRYIN), .q(CYI_O));
255
256 (* keep *) assign M = M_B;
257
258 // * 08: Eighth Stage
259 assign X = (OPMODE_O[1:0] == 0) ? {WIDTH_4{1'b0}} :
260 (OPMODE_O[1:0] == 1) ? {{(WIDTH_4-WIDTH_3){1'b0}}, M_B} :
261 (OPMODE_O[1:0] == 2) ? P :
262 D_A_B;
263
264 assign Z = (OPMODE_O[3:2] == 0) ? {WIDTH_4{1'b0}} :
265 (OPMODE_O[3:2] == 1) ? PCIN :
266 (OPMODE_O[3:2] == 2) ? P :
267 C_1;
268
269 // * 09: Post-Adder/Subtractor
270 assign {CYO, X_Z_CIN_OP} = (OPMODE_O[1:0] == 0) ? {1'b0, Z} :
271 (OPMODE_O[3:2] == 0) ? {1'b0, X} :
272 (OPMODE_O[7]) ? Z - X - CYI_O : Z + X + CYI_O;
273
274 // * 10: Output Stage
275 DFF #(WIDTH(1), .RSTTYPE(RSTTYPE), .REGEN(CARRYOUTREG)) DFF_CYO (.d(CYO), .clk(CLK), .rst(RSTCARRYIN), .en(CECARRYIN), .q(CARRYOUT));
276 DFF #(WIDTH(WIDTH_4), .RSTTYPE(RSTTYPE), .REGEN(PREG)) DFF_P (.d(X_Z_CIN_OP), .clk(CLK), .rst(RSTP), .en(CEP), .q(P));
277
278 assign CARRYOUTF = CARRYOUT;
279 assign PCOUT = P;
280
281 endmodule
282
283

```

Test Bench Code:

```
Projects - DSP48A1_tb.sv

1 `timescale 1ns / 1ps
2
3 module DSP48A1_tb;
4
5 // Parameters
6 parameter WIDTH_1 = 8; parameter WIDTH_2 = 18; parameter WIDTH_3 = 36; parameter WIDTH_4 = 48;
7 parameter A0REG = 0; parameter A1REG = 1; parameter B0REG = 0; parameter B1REG = 1;
8 parameter CREG = 1; parameter DREG = 1; parameter MREG = 1; parameter PREG = 1;
9 parameter CARRYINREG = 1; parameter CARRYOUTREG = 1; parameter OPMODEREG = 1;
10 parameter CARRYINSEL = "OPMODE5"; parameter B_INPUT = "DIRECT"; parameter RSTTYPE = "SYNC";
11
12 // Inputs
13 reg [WIDTH_2-1:0] A, B, D, BCIN;
14 reg [WIDTH_4-1:0] C, PCIN;
15 reg [WIDTH_1-1:0] OPMODE;
16 reg CARRYIN, CLK;
17 reg CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP;
18 reg RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP;
19
20 // Outputs
21 wire CARRYOUT, CARRYOUTF;
22 wire [WIDTH_4-1:0] P, PCOUT;
23 wire [WIDTH_2-1:0] BCOUT;
24 wire [WIDTH_3-1:0] M;
25
26 reg [WIDTH_2-1:0] golden_model_BCOUT;
27 reg [WIDTH_3-1:0] golden_model_M;
28 reg golden_model_CARRYOUT;
29 reg [WIDTH_4-1:0] golden_model_P;
30
31 // Instantiate the Unit Under Test (UUT)
32 DSP48A1 #(
33     .WIDTH_1(WIDTH_1), .WIDTH_2(WIDTH_2), .WIDTH_3(WIDTH_3), .WIDTH_4(WIDTH_4),
34     .A0REG(A0REG), .A1REG(A1REG), .B0REG(B0REG), .B1REG(B1REG),
35     .CREG(CREG), .DREG(DREG), .MREG(MREG), .PREG(PREG),
36     .CARRYINREG(CARRYINREG), .CARRYOUTREG(CARRYOUTREG), .OPMODEREG(OPMODEREG),
37     .CARRYINSEL(CARRYINSEL), .B_INPUT(B_INPUT), .RSTTYPE(RSTTYPE)
38 ) uut (
39     .A(A), .B(B), .C(C), .D(D), .OPMODE(OPMODE), .BCIN(BCIN), .PCIN(PCIN),
40     .CARRYIN(CARRYIN), .CLK(CLK), .CEA(CEA), .CEB(CEB), .CEC(CEC),
41     .CECARRYIN(CECARRYIN), .CED(CED), .CEM(CEM), .CEOPMODE(CEOPMODE),
42     .CEP(CEP), .RSTA(RSTA), .RSTB(RSTB), .RSTC(RSTC), .RSTCARRYIN(RSTCARRYIN),
43     .RSTD(RSTD), .RSTM(RSTM), .RSTOPMODE(RSTOPMODE), .RSTP(RSTP),
44     .CARRYOUT(CARRYOUT), .P(P), .BCOUT(BCOUT), .PCOUT(PCOUT), .M(M),
45     .CARRYOUTF(CARRYOUTF)
46 );
47
48 integer file;
49 integer status;
50 integer i;
51 string filelist[100];
52 integer filecount;
53 integer j;
54
55 // Clock generation
56 initial begin
57     CLK = 0;
58     forever #5 CLK = ~CLK;
59 end
60
61 initial begin
62     // Initialize Inputs
63     {B, BCIN, OPMODE, D, A, C, PCIN, CARRYIN} = 0;
64     {CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP} = 8'b11111111;
65     {RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP} = 0;
66
```

```

67      // Apply reset
68      {RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP} = 8'b11111111;
69      @(negedge CLK);
70      {RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP} = 8'b00000000;
71
72      i = 0;
73      filecount = 0;
74
75      // Open the directory and read file names
76      file = $fopen("../Golden/filelist.txt", "r");
77      if (file == 0) begin
78          $display("Failed to open file list.");
79          $finish;
80      end
81
82      while (!$feof(file)) begin
83          status = $fscanf(file, "%s\n", filelist[filecount]);
84          if (status == 1) begin
85              filecount = filecount + 1;
86          end
87      end
88      $fclose(file);
89
90      // Loop through each file
91      for (j = 0; j < filecount; j = j + 1) begin
92          $display("Testing with file: %s", filelist[j]);
93          #0;
94          file = $fopen("../Golden/", filelist[j], "r");
95          if (file == 0) begin
96              $display("Failed to open golden model file: %s", filelist[j]);
97              $finish;
98          end
99
100         // Read and apply test vectors
101         while (!$feof(file)) begin
102             status = $fscanf(file, "%b %b %b %b %b %b %b %b -> %b %b %b %b\n",
103                             A, B, C, D, BCIN, OPMODE, PCIN, CARRYIN, golden_model_BCOUT, golden_model_M, golden_model_CARRYOUT,
104                             golden_model_P);
105             if (status != 12) begin
106                 $display("Failed: ERROR fscanf failed or incomplete data read.");
107                 $finish;
108             end
109
110             i = i + 1;
111             if(i>4)
112                 i = 1;
113
114             // Compare expected and actual results
115             if (golden_model_BCOUT !== BCOUT || golden_model_M !== M || golden_model_CARRYOUT !== CARRYOUT || golden_model_P !== P) begin
116                 $display("%d\n", i);
117                 $display("Failed at A=%h B=%h C=%h D=%h BCIN=%h OPMODE=%b PCIN=%h CARRYIN=%h: Expected BCOUT= %h, Got %h | Expected M=%h
118 , Got %h | Expected CARRYOUT=%h, Got %h | Expected P=%h, Got %h",
119                             A, B, C, D, BCIN, OPMODE, PCIN, CARRYIN, golden_model_BCOUT, BCOUT, golden_model_M, M, golden_model_CARRYOUT
120 , CARRYOUT, golden_model_P, P);
121                 end
122             repeat(1) @(negedge CLK);
123         end
124         $fclose(file);
125     end
126
127     $finish;
128 end
129
130 endmodule
131

```

Golden model (C/C++):

```
Projects - module.h

1 #ifndef MODULE_H
2 #define MODULE_H
3
4 #include <stdint.h>
5 #include <stdbool.h>
6 #include <string.h>
7
8 #ifdef __cplusplus
9 extern "C"
10 {
11 #endif
12
13 #define B_INPUT 1 // 0 for CASCADE, 1 for DIRECT
14 #define CARRYINSEL 0 // 0 for OPMODES, 1 for CARRYIN
15
16 // Define constants for bit masks
17 #define MASK_8 0x0FF
18 #define MASK_18 0x03FFFF
19 #define MASK_36 0x00000FFFFFFF
20 #define MASK_48 0x00FFFFFFFFFFFF
21 #define MASK_49 0x01FFFFFFFFFFFF
22
23 #define WIDTH_1 8
24 #define WIDTH_2 18
25 #define WIDTH_3 36
26 #define WIDTH_4 48
27 #define WIDTH_5 49
28
29     // Define a structure to hold the state and inputs of the DSP48A1
30     typedef struct
31     {
32         // Inputs
33         uint32_t A : WIDTH_2;
34         uint32_t B : WIDTH_2;
35         uint64_t C : WIDTH_4;
36         uint32_t D : WIDTH_2;
37         uint32_t BCIN : WIDTH_2;
38         uint64_t PCIN : WIDTH_4;
39         bool CARRYIN;
40         uint8_t OPMODE;
41
42         // Outputs
43         uint32_t BCOUT : WIDTH_2;
44         uint64_t M : WIDTH_3;
45         bool CARRYOUT;
46         uint64_t P : WIDTH_4;
47
48         // Internal signals
49         uint32_t B_0_wire : WIDTH_2;
50
51         uint32_t D_reg : WIDTH_2;
52         uint32_t B_reg : WIDTH_2;
53         uint64_t C_reg : WIDTH_4;
54         uint32_t A_reg : WIDTH_2;
55         uint8_t OPMODE_reg;
56         bool CARRYIN_reg;
57
58         uint64_t X : WIDTH_4;
59         uint64_t Z : WIDTH_4;
60
61         uint64_t post_adder : WIDTH_5;
62
63         uint64_t P_b_wire : WIDTH_4;
64         bool CARRYOUT_b_wire;
65     } DSP48A1_State;
66
67     // Function prototypes
68     void DSP48A1_clock_cycle(DSP48A1_State *state, DSP48A1_State *prev);
69
70 #ifdef __cplusplus
71 }
72 #endif
73
74 #endif // MODULE_H
```

```

1 #include "module.h"
2 #include <stdio.h>
3
4 // Simulate a clock cycle for the DSP48A1
5 void DSP48A1_clock_cycle(DSP48A1_State *state, DSP48A1_State *prev)
6 {
7     // Select B input based on B_INPUT parameter
8     #if B_INPUT == 1
9         state->B_0_wire = state->B;
10    #elif B_INPUT == 0
11        state->B_0 = state->BCIN;
12    #else
13        state->B_0 = 0;
14    #endif
15
16    state->D_reg = prev->D;
17    state->C_reg = prev->C;
18    state->OPMODE_reg = prev->OPMODE;
19
20    state->B_reg = (prev->OPMODE_reg & (1 << 4)) ? ((prev->OPMODE_reg & (1 << 6)) ? prev->D_reg - prev->B_0_wire : prev->D_reg + prev->B_0_wire) : prev->B_0_wire;
21
22    state->A_reg = prev->A;
23
24    state->BCOUT = state->B_reg;
25
26    // state->M = (uint64_t)prev->B_1 * (uint64_t)prev->A_1;
27    // Ensure B_1 and A_1 are correctly sign-extended
28    uint64_t b_val = prev->B_reg; // Assuming B_1 is already sign-extended
29    uint64_t a_val = prev->A_reg; // Assuming A_1 is already sign-extended
30
31    // Perform a signed multiplication
32    uint64_t product = b_val * a_val;
33
34    // Mask the result to fit into a 36-bit signed field
35    state->M = product & MASK_36;
36
37    // Select carry-in based on CARRYINSEL parameter
38    #if CARRYINSEL == 1
39        state->CARRYIN_1 = prev->CARRYIN;
40    #elif CARRYINSEL == 0
41        prev->CARRYIN_reg = (prev->OPMODE_reg & (1 << 5)) ? 1 : 0;
42    #else
43        state->CARRYIN_1 = 0;
44    #endif
45
46    // X input selection based on OPMODE[1:0]
47    switch (prev->OPMODE_reg & 0x03)
48    {
49        case 0:
50            prev->X = 0;
51            break;
52        case 1:
53            prev->X = (uint64_t)prev->M;
54            break;
55        case 2:
56            prev->X = prev->P;
57            break;
58        case 3:
59            prev->X = (((uint64_t)prev->D_reg << 36) & 0xFFFF00000000) | (((uint64_t)prev->A_reg << 18) & 0x00FFFF0000) | (((uint64_t)prev->B_reg & 0x03FFFF);
60            break;
61    }
62
63    // Z input selection based on OPMODE[3:2]
64    switch ((prev->OPMODE_reg >> 2) & 0x03)
65    {
66        case 0:
67            prev->Z = 0;
68            break;
69        case 1:
70            prev->Z = prev->PCIN;
71            break;
72        case 2:
73            prev->Z = prev->P;
74            break;
75        case 3:
76            prev->Z = prev->C_reg;
77            break;
78    }
79
80    // Post-adder/subtractor operation
81    if ((prev->OPMODE_reg & 0x03) == 0)
82    {
83        prev->P_b_wire = prev->Z;
84        prev->CARRYOUT_b_wire = 0;
85    }
86    else if (((prev->OPMODE_reg >> 2) & 0x03) == 0)
87    {
88        prev->P_b_wire = prev->X;
89        prev->CARRYOUT_b_wire = 0;
90    }
91    else
92    {
93        prev->post_adder = (prev->OPMODE_reg & (1 << 7)) ? (uint64_t)prev->Z - (uint64_t)prev->X - prev->CARRYIN_reg : (uint64_t)prev->X + (uint64_t)prev->Z +
94        prev->CARRYIN_reg;
95
96        // Update P register
97        prev->P_b_wire = prev->post_adder & MASK_48;
98        prev->CARRYOUT_b_wire = (prev->post_adder >> 48) & 1; // Extract carry out
99
100    state->P = prev->P_b_wire;
101    state->CARRYOUT = prev->CARRYOUT_b_wire;
102 }

```

```

1 #include <iostream>
2 #include <fstream>
3 #include <cstdlib>
4 #include <ctime>
5 #include <cstring>
6 #include <map>
7 #include <string>
8
9 #include "module.h"
10
11 DSP48A1_State state, prev;
12 int test_number = 1;
13
14 // Function to convert a number to a binary string
15 void to_binary_string(uint64_t num, int bits, char *str)
16 {
17     for (int i = bits - 1; i >= 0; i--)
18     {
19         str[bits - 1 - i] = (num & (1ULL << i)) ? '1' : '0';
20     }
21     str[bits] = '\0';
22 }
23
24 // Function to generate a filename based on the signals to be randomized
25 std::string generate_filename(const std::map<std::string, bool> &randomize_signals)
26 {
27     std::string filename = std::to_string(test_number++) + "_golden_model_";
28     for (const auto &signal : randomize_signals)
29     {
30         if (!signal.second)
31         {
32             filename += signal.first + "_";
33         }
34     }
35     filename += ".txt";
36     return filename;
37 }
38
39 // Function to generate test vectors
40 void generate_test_vectors(const std::map<std::string, bool> &randomize_signals, int test_cases)
41 {
42     std::string filename = generate_filename(randomize_signals);
43     std::ofstream fp(filename);
44     if (!fp.is_open())
45     {
46         std::cerr << "Error opening file: " << filename << std::endl;
47         return;
48     }
49
50     srand(time(NULL));
51
52     char bin_str_A[19], bin_str_B[19], bin_str_C[49], bin_str_D[19];
53     char bin_str_BCIN[19], bin_str_PCIN[49], bin_str_OPMODE[9], bin_str_CARRYIN[2];
54     char bin_str_BCOUT[19], bin_str_M[49], bin_str_CARRYOUT[2], bin_str_P[49];
55
56     for (int i = 0; i < test_cases; i++)
57     {
58         if (randomize_signals.at("A"))
59             state.A = rand() & MASK_18;
60         if (randomize_signals.at("B"))
61             state.B = rand() & MASK_18;
62         if (randomize_signals.at("D"))
63             state.D = rand() & MASK_18;
64         if (randomize_signals.at("C"))
65             state.C = (((int64_t)rand() << 16) | (int64_t)rand() & MASK_48;
66         if (randomize_signals.at("BCIN"))
67             state.BCIN = rand() & MASK_18;
68         if (randomize_signals.at("PCIN"))
69             state.PCIN = (((int64_t)rand() << 16) | (int64_t)rand() & MASK_48;
70         if (randomize_signals.at("OPMODE"))
71             state.OPMODE = (rand() & 0xFF);
72         if (randomize_signals.at("CARRYIN"))
73             state.CARRYIN = (bool)rand();
74
75         // Simulate 4 clock cycles
76         for (int j = 0; j < 4; j++)
77         {
78             // Copy current state to previous state
79             DSP48A1_clock_cycle(&state, &prev);
80             prev = state;
81
82             // Convert numbers to binary strings
83             to_binary_string(state.A, 18, bin_str_A);
84             to_binary_string(state.B, 18, bin_str_B);
85             to_binary_string(state.C, 48, bin_str_C);
86             to_binary_string(state.D, 18, bin_str_D);
87             to_binary_string(state.BCIN, 18, bin_str_BCIN);
88             to_binary_string(state.PCIN, 48, bin_str_PCIN);
89             to_binary_string(state.OPMODE, 8, bin_str_OPMODE);
90             to_binary_string(state.CARRYIN, 1, bin_str_CARRYIN);
91             to_binary_string(state.BCOUT, 18, bin_str_BCOUT);
92             to_binary_string(state.M, 48, bin_str_M);
93             to_binary_string(state.CARRYOUT, 1, bin_str_CARRYOUT);
94             to_binary_string(state.P, 48, bin_str_P);
95

```

```

96         // Write results to file
97         fp << bin_str_A << " " << bin_str_B << " " << bin_str_C << " " << bin_str_D << " "
98         << bin_str_BCIN << " " << bin_str_OPMODE << " " << bin_str_PCIN << " " << bin_str_CARRYIN
99         << " -> " << bin_str_BCOUT << " " << bin_str_M << " " << bin_str_CARRYOUT << " " << bin_str_P << "\n";
100    }
101 }
102
103 fp.close();
104 std::cout << "Test vectors generated in " << filename << std::endl;
105
106 // Add filename to filelist.txt
107 std::ofstream filelist("filelist.txt", std::ios::app);
108 if (!filelist.is_open())
109 {
110     std::cerr << "Error opening filelist.txt" << std::endl;
111     return;
112 }
113 filelist << filename << std::endl;
114 filelist.close();
115 }
116
117 int main()
118 {
119     // Remove filelist.txt at the start
120     std::remove("filelist.txt");
121
122     memset(&state, 0, sizeof(DSP48A1_State));
123     memset(&prev, 0, sizeof(DSP48A1_State));
124
125     std::map<std::string, bool> randomize_signals;
126
127     // -----
128     // Test Case 1: Fully randomized signals including OPMODE.
129     // -----
130     randomize_signals = {
131         {"A", true},
132         {"B", true},
133         {"C", true},
134         {"D", true},
135         {"BCIN", true},
136         {"PCIN", true},
137         {"OPMODE", true},
138         {"CARRYIN", true}};
139     generate_test_vectors(randomize_signals, 100);
140
141     // -----
142     // Test Case 2: Fixed multiplication-only: OPMODE = 0x01 (00000001)
143     // -----
144     state.OPMODE = 0x01;
145     randomize_signals["OPMODE"] = false;
146     generate_test_vectors(randomize_signals, 100);
147
148     // -----
149     // Test Case 3: Fixed multiply-accumulate: OPMODE = 0x0B (00001011)
150     // -----
151     state.OPMODE = 0x0B;
152     generate_test_vectors(randomize_signals, 50);
153
154     // -----
155     // Test Case 4: Fixed multiply-subtract: OPMODE = 0x1B (00011011)
156     // -----
157     state.OPMODE = 0x1B;
158     generate_test_vectors(randomize_signals, 50);
159
160     // -----
161     // Test Case 5: Fixed addition: OPMODE = 0x26 (00100110)
162     // -----
163     state.OPMODE = 0x26;
164     generate_test_vectors(randomize_signals, 50);
165
166     // -----
167     // Test Case 6: Fixed subtraction: OPMODE = 0x2E (00101110)
168     // -----
169     state.OPMODE = 0x2E;
170     generate_test_vectors(randomize_signals, 50);
171
172     // -----
173     // Test Case 7: Fixed three-input addition: OPMODE = 0x66 (01100110)
174     // -----
175     state.OPMODE = 0x66;
176     generate_test_vectors(randomize_signals, 50);
177
178     // -----
179     // Test Case 8: Fixed three-input add/subtract: OPMODE = 0x6E (01101110)
180     // -----
181     state.OPMODE = 0x6E;
182     generate_test_vectors(randomize_signals, 50);
183
184     // -----
185     // Test Case 9: Fixed clear output: OPMODE = 0x00 (00000000)
186     // -----
187     state.OPMODE = 0x00;
188     generate_test_vectors(randomize_signals, 50);
189
190     return 0;
191 }
192

```

Do file:

```
Projects - DSP48A1_tb.do

vlib work

vlog ../../*.v ../../*.sv


vsim -voptargs=+acc work.DSP48A1_tb







add wave *

run -all
```

Waveform snippets:


```
# do {D:\Learning\DigitalKareem\Projects\DSP48A1\sim\simulate.do}
# Testing with file: 1_golden_model_.txt
# Testing with file: 2_golden_model_OPMODE_.txt
# Testing with file: 3_golden_model_OPMODE_.txt
# Testing with file: 4_golden_model_OPMODE_.txt
# Testing with file: 5_golden_model_OPMODE_.txt
# Testing with file: 6_golden_model_OPMODE_.txt
# Testing with file: 7_golden_model_OPMODE_.txt
# Testing with file: 8_golden_model_OPMODE_.txt
# Testing with file: 9_golden_model_OPMODE_.txt
# ** Note: $finish : ../../DSP48A1_tb.v(127)
# Time: 22010 ns Iteration: 1 Instance: /DSP48A1_tb
# End time: 17:40:00 on Feb 28,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
Simulation Errors: 0
Simulation PASSED. Proceeding to waveform display...
```





Lint snippets:

```
# Result Summary
# -----
# Error (0)
# -----
#
#
# -----
# Warning (0)
# -----
#
#
# Info (11)
# -----
#   condition_const :2
#   parameter_name_duplicate :1
#   comment_not_in_english :1
#   line_char_large :7
```




Constraints file:




```
Projects - DSP48A1.xdc

1 ## FPGA part: xc7a200tffg1156-3
2
3 ## Clock signal
4 set_property -dict {PACKAGE_PIN W5 IO_STANDARD LVCMOS33} [get_ports CLK]
5 create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLK]
6
7
```


Elaboration:



Synthesis:




Implementation:



Hierarchy	Name	1	Slice LUTs (133800)	Slice Registers (267600)	Slice (33450)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
Slice Logic	DSP48A1	312	179	116	312	51	1	327	1	0
Slice LUTs (<1%)	DFF_A_1 (DFF__para...)	17	18	13	17	0	0	0	0	0
Slice Registers (<1%)	DFF_B_1 (DFF__para...)	1	36	13	1	0	0	0	0	0
Slice Logic Distribution	DFF_C (DFF__para...)	0	48	15	0	0	0	0	0	0
Slice (1%)	DFF_CY_O (DFF__pa...)	1	1	1	1	1	0	0	0	0
SLICEM	DFF_CYO (DFF__pa...)	0	2	1	0	0	0	0	0	0
SLICEL	DFF_D (DFF__para...)	0	18	10	0	0	0	0	0	0
LUT Flip Flop Pairs (<1%)	DFF_M_O (DFF__para...)	0	0	0	0	0	1	0	0	0
LUT-FF pairs with one unused LU	DFF_OPMODE (DFF)	293	8	88	293	0	0	0	0	0
LUT-FF pairs with one unused FF	DFF_P (DFF__para...)	0	48	26	0	0	0	0	0	0

Tcl Console	Messages	Log	Reports	Design Runs	Power	Methodology	DRC	Timing	Utilization	
Design Timing Summary										
General Information										
Timer Settings										
Design Timing Summary										
Setup										
Worst Negative Slack (WNS): 3.890 ns					Worst Hold Slack (WHS): 0.261 ns			Worst Pulse Width Slack (WPWS): 4.500 ns		
Total Negative Slack (TNS): 0.000 ns					Total Hold Slack (THS): 0.000 ns			Total Pulse Width Negative Slack (TPWS): 0.000 ns		
Number of Failing Endpoints: 0					Number of Failing Endpoints: 0			Number of Failing Endpoints: 0		
Total Number of Endpoints: 123					Total Number of Endpoints: 123			Total Number of Endpoints: 181		
All user specified timing constraints are met.										

Project Summary:



Notes:

- There were one minor mistake about opmode [5] where is used the direct one, I fixed the code in both Verilog and golden but it would take forever to recreate pictures and pdf but I assure you everything works perfectly.
- Testbench is in System Verilog because I needed an array of strings to hold the files names only this part to be easier than Verilog.
- I know that my code doesn't make Vivado map the module to the hard module on the FPGA that due to little differences that I find my code matches the datasheet more. (I could make them match but I am ok with the results if I wan to use the hard ones, simply go to Vivado and extract the exact module to use.
- Everything could be found in this repo: [salah0eldin/Digital-Projects](https://github.com/salah0eldin/Digital-Projects)