Name: SalahDin Ahmed Salh Rezk

ID: 202201079

Date: December 15, 2023

Digital Design and Computer Architecture (CIE 239)

Assignment 3

1. If all the inputs P, Q, R, S and T are applied simultaneously and held constant. Determine the propagation delay and contamination delay of the following circuit. Use the gate delays given. the XOR gate, AND gate and multiplexer (MUX) are 4 ns, 2 ns and 1 ns, respectively.

Solution.

$$Pd = Pd_{XOR} + Pd_{MUX} + Pd_{AND} + Pd_{MUX} = 4 + 1 + 2 + 1 = 8 \text{ ns}$$
 (1)

$$Cd = Cd_{\text{AND}} + Cd_{\text{MUX}} = 2 + 1 = 3 \text{ ns.}$$
 (2)

2. Write a minimized Boolean equation for the function performed by the circuit and Implement the function using a 2:1 multiplexer and other logic gates.

Solution.

$$\begin{array}{c|c|c|c} s_1 & s_0 & \text{out} \\ \hline 0 & 0 & i_0 \\ 0 & 1 & i_1 \\ 1 & 0 & i_2 \\ 1 & 1 & i_3 \\ \hline \end{array}$$

Table 1

$$out = \overline{s_1 s_0} i_0 + \overline{s_1} s_0 i_1 + s_1 \overline{s_0} i_2 + s_1 s_0 i_3. \tag{3}$$

 \implies when $s_1 = 0$, the output of m_1 is selected. When $s_1 = 1$, the output of m_2 is selected.




Figure 1

3. Given the input waveforms shown in figure below, sketch the output Q of an SR latch.

Solution.




Figure 2

4. Given the input waveforms shown in figure below, sketch the output, Q, of D latch and D flip-flop.

Solution.




Figure 3

- 5. The following characteristic table describes a storage element A–B
 - (a) Write the characteristic equation for the storage element A–B. Solution.

$$Q_{n+1} = aL\overline{Q}_n + \overline{L}Q_n \tag{4}$$

$$S = aL\overline{Q} \tag{5}$$

$$R = LQ. (6)$$

(b) Implement the A–B storage element using additional gates and an S–R Latch. Show your schematic diagram and derivation process.

Solution.

a	L	Q_n	Q_{n+1}	$\mid S \mid$	R
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	0	0	X
1	0	1	1	X	0
1	1	0	1	1	0
1	1	1	0	0	1

Table 2




Figure 4

6. Construct a JK flip-flop using a D flip-flop, a two-to-one-line multiplexer, and an inverter.

Solution.




Figure 5

7. Design and Simulate a HDL Code for D-flip flop with an active-high enable signal.

```
module d_flip_flop (
    input wire D,
    input wire EN,
    input wire CLK,
    output reg Q
  );
  always @(posedge CLK) begin
    if (EN) begin
      Q <= D;
    end
11
  end
12
  endmodule
13
14
  module tb;
15
    reg D, CLK, EN;
16
    wire Q;
17
18
    DFlipFlop UUT (
19
       .D(D),
20
       .CLK(CLK),
21
       .EN(EN),
22
       .Q(Q)
23
    );
24
25
    initial begin
26
      D = 0;
27
       CLK = 0;
      EN = 0;
29
       #10
30
       D = 1;
31
      EN = 1;
32
       #10
       CLK = 1;
34
       #10
35
       CLK = 0;
36
```




Figure 6

8. A sequential circuit has one flip-flop Q, two inputs x and y, and one output S . It consists of a full-adder circuit connected to a D flip-flop, as shown in Figure. Write a HDL code for the circuit.

```
module FullAdderWithFlipFlop (
    input logic x,
                           // Input x
    input logic y,
                             // Input y
                           // Clock input
    input logic clk,
                             // Output S
    output logic S
 );
6
    logic sum, carry, dff_input;
    always @(posedge clk)
      begin
11
        // Full Adder logic
12
        sum = x + y + dff_input;
13
        carry = (x & y) | ((x ^ y) & dff_input);
        // D Flip-Flop
16
        dff_input <= carry; // D input is the carry-out from the</pre>
17
            full-adder
      end
18
19
    // Output
20
    assign S = sum;
21
22
  endmodule
23
25
  module FullAdderWithFlipFlop_tb;
26
27
    // Inputs
28
    reg x;
29
    reg y;
30
    reg clk;
31
32
    // Outputs
33
    wire S;
34
35
    // Instantiate the module under test
36
    FullAdderWithFlipFlop dut (
37
      .x(x),
38
      .y(y),
39
      .clk(clk),
40
      .S(S)
41
    );
42
43
    // Clock generation
44
    always #5 clk = ~clk;
45
46
    // Stimulus
47
    initial begin
48
      x = 0;
49
```

```
y = 0;
       clk = 0;
51
52
       #10 x = 1;
53
      #10 y = 1;
54
      #10 x = 0;
      #10 y = 1;
56
      #10 x = 1;
57
      #10 y = 0;
58
      #10 x = 0;
59
      #10 y = 0;
60
61
      #10 $finish;
62
    end
63
64
    // Monitor
65
    always @(posedge clk) begin
      display("x = \%b, y = \%b, S = \%b", x, y, S);
67
    end
68
69
  endmodule
```




Figure 7