

# Digital Arithmetic and Logic Unit

## *Project Overview*

### Team Members:

202200341	Abdulrahman Magdy	s-abdulrahman.abdulrahman@zewailcity.edu.eg
202201079	SalahDin Rezk	s-salahdin.rezk@zewailcity.edu.eg
202200285	Shehab Mohamed	s-shehab.mohamed@zewailcity.edu.eg

## Contents

<b>1</b>	<b>Design</b>	<b>2</b>
1.1	Requirements . . . . .	2
1.2	Structure . . . . .	2
1.3	Arithmetic Unit . . . . .	3
1.4	Logic Unit . . . . .	4
1.5	Testing . . . . .	5
<b>2</b>	<b>Schematics</b>	<b>5</b>
<b>3</b>	<b>Code Implementation</b>	<b>11</b>
<b>4</b>	<b>Simulation Outputs</b>	<b>13</b>

## List of Figures

1	ALU Structure Flowchart . . . . .	2
2	ALU Structure Diagram . . . . .	3
3	ALU Schematic . . . . .	5
4	Arithmetic Unit Schematic . . . . .	6
5	Logic Unit Schematic . . . . .	6
6	2x1 MUX Schematic . . . . .	7
7	4x1 MUX Schematic . . . . .	7
8	Full Adder Schematic . . . . .	7
9	Arithmetic Shift Right Schematic . . . . .	7
10	Complete Arithmetic Unit Schematic . . . . .	8
11	Complete Logic Unit Schematic . . . . .	9
12	ALU Schematic (Flattened) . . . . .	10
13	ALU Test Bench Simulation Output (ModelSim) . . . . .	13

## List of Tables

1	ALU Operations . . . . .	2
2	ALU Inputs . . . . .	2
3	ALU Outputs . . . . .	2
4	MUX Configurations for ALU Selection . . . . .	2
5	MUX Configurations for Arithmetic Unit . . . . .	3
6	MUX Configurations for Logic Unit . . . . .	4

### Abstract

The Digital Arithmetic Logic Unit (ALU) is a crucial component in digital systems, responsible for performing arithmetic and logical operations. This project focuses on designing and implementing a 4-bit ALU using System Verilog. The ALU will be capable of handling basic arithmetic operations such as addition and subtraction, as well as logical operations like AND, OR, and XOR.

# 1 Design

## 1.1 Requirements

Table 1: ALU Operations

Operation	Output (E)
OR	$E = A \vee B$
AND	$E = A \wedge B$
CMP	$E = \overline{B}$
ADD	$E = A + B$
SUB	$E = A - B$
XOR	$E = A \oplus B$
ASR	$E_{3:0} = A_3A_2A_1A_0$
INC	$E = B + 1$

Table 2: ALU Inputs

Inputs	Description
$A_{3:0}$	First operand
$B_{3:0}$	Second operand
$C_{in}$	Carry-in
$S_{2:0}$	Operation selection

Table 3: ALU Outputs

Output	Description
$E_{3:0}$	Result
$C_{out}$	Carry-out
$Z$	Zero output
$V$	Overflow

## 1.2 Structure

The project is structured into two main components: the Arithmetic Unit and the Logic Unit. Inputs  $A$  and  $B$  both are 4-bit signals while selection  $S$  is 3-bit and  $C_{in}$  is one-bit. The output  $E$  is 4-bit while  $C_{out}$ ,  $Z$ , and  $V$  are one-bit. Both units are connected to the same input and output signals. Figure 1 shows the flowchart of the ALU structure, while Figure 2 shows the schematic of the structure. Finally, Table 4 shows the Mux configuration for the ALU selection.




Figure 1: ALU Structure Flowchart

Table 4: MUX Configurations for ALU Selection

$s_2$	Operation
0	Arithmetic Unit
1	Logic Unit




Figure 2: ALU Structure Diagram

### 1.3 Arithmetic Unit

#### 1. Input Signals

- The Arithmetic Unit receives two 4-bit inputs,  $A$  and  $B$  in the form of two's complement numbers.
- The reason behind using two's complement is that it allows for addition and subtraction to be performed using the same circuitry.

#### 2. 4-Bit Operations

- The Arithmetic Unit comprises four Full Adders and 4x1 MUXs for versatile 4-bit operations.
- The first set of MUXs facilitates selection among operations, including ASR, Increment, addition, or subtraction.

#### 3. MUX Configurations

- Four inputs to the first MUXs correspond to:

Table 5: MUX Configurations for Arithmetic Unit

$S_0$	$C_{in}$	Operation
0	0	ASR
0	1	$A - B$
1	0	$A + B$
1	1	$B + 1$

- Another set of MUXs manage the shift of  $A$  or set  $A$  to 0 for incrementing  $B$ .

#### 4. Bitwise Calculations

- Each bit of the output is computed using a Full Adder and two MUXs.
- The Full Adder generates two outputs: the corresponding bit of  $E$  and the carry-out, which serves as the carry-in for the subsequent Full Adder.

#### 5. Overflow Detection

- Overflow is detected by comparing the sign bits of  $A$  and  $B$ , and comparing the sign bit of  $E$ .

$$V = \overline{A_3} \overline{B_3} E_3 + A_3 B_3 \overline{E_3}.$$

Generating the following truth table:

$A_3$	$B_3$	$E_3$	$V$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

Which is equivalent to XOR of (A, B) and E.

- The rationale behind this decision is that overflow occurs when the sign bits of A and B are the same, but the sign bit of E is different. That is a result of adding two positive numbers and getting a negative number, or adding two negative numbers and getting a positive number in the two's complement system.

#### 6. Zero Output Determination

- Output  $Z$  is determined using a NOR gate, signaling 1 only if all inputs are zeros.

$$Z = \overline{E_3} \overline{E_2} \overline{E_1} \overline{E_0}.$$

## 1.4 Logic Unit

### 1. Operation Selection:

- The Logic Unit utilizes the least significant bits of S to decide between AND, OR, inversion, or XOR operations on A and B. Multiplexers are used to select the appropriate operation.

Table 6: MUX Configurations for Logic Unit

$s_1$	$s_0$	Operation
0	0	$A \wedge B$
0	1	$A \vee B$
1	0	$A \oplus B$
1	1	$\overline{B}$

### 2. Basic Gates:

- The unit employs basic gates (AND, OR, NOT, XOR) to perform the selected logical operation.

### 3. Overflow detection:

- Since overflow is only relevant for arithmetic operations, it is always set to zero inside the logic unit.

### 4. Zero Output Validation:

- The output of the Logic Unit undergoes validation through a NOR gate to ascertain whether it is all zeros, triggering output  $Z$  accordingly.

$$Z = \overline{E_3} \overline{E_2} \overline{E_1} \overline{E_0}.$$

## 1.5 Testing

The functionality of the ALU is rigorously tested through the creation of a comprehensive test bench, focusing on a specific case where  $A = 0101$  and  $B = 1101$ .

```

1 module tb_ALU();
2   logic s2, s1, s0, cin;
3   logic [3:0] A, B;
4   logic cout, V, Z;
5   logic [3:0] E;
6
7   ALU test(s2, s1, s0, cin, A, B, cout, V, Z, E);
8
9   initial begin
10      A=4'b0101; B=4'b1101;           //Default values of A and B
11      s2=0; s1=0; s0=0; cin=0; #100;   //Arithmetic -> ASR -> A
12      s2=0; s1=0; s0=0; cin=1; #100;   //Arithmetic -> SUB -> A - B
13      s2=0; s1=0; s0=1; cin=0; #100;   //Arithmetic -> ADD -> A + B
14      s2=0; s1=0; s0=1; cin=1; #100;   //Arithmetic -> INC -> B + 1
15
16      s2=1; s1=0; s0=0; cin=0; #100;   //Logic -> AND -> A & B
17      s2=1; s1=0; s0=1; cin=0; #100;   //Logic -> OR -> A | B
18      s2=1; s1=1; s0=0; cin=0; #100;   //Logic -> XOR -> A ^ B
19      s2=1; s1=1; s0=1; cin=0; #100;   //Logic -> CMP -> ~B
20   end
21 endmodule

```

## 2 Schematics




Figure 3: ALU Schematic




Figure 4: Arithmetic Unit Schematic




Figure 5: Logic Unit Schematic




Figure 6: 2x1 MUX Schematic




Figure 7: 4x1 MUX Schematic




Figure 8: Full Adder Schematic




Figure 9: Arithmetic Shift Right Schematic




Figure 10: Complete Arithmetic Unit Schematic






Figure 11: Complete Logic Unit Schematic




Figure 12: ALU Schematic (Flattened)

### 3 Code Implementation

```
1 module FullAdder(  
2     input logic a, b, cin,  
3     output logic d, cout  
4 );  
5     // Full Adder logic  
6     assign d = a ^ b ^ cin;  
7     assign cout = (a & b) | ((a ^ b) & cin);  
8 endmodule  
9  
10 module Mux_2x1(  
11     input logic s2,  
12     input logic V1, V0,  
13     output logic V  
14 );  
15     // 2x1 Multiplexer for 1-bit values  
16     assign V = s2 ? V1 : V0;  
17 endmodule  
18  
19 module Mux2x1_4b(  
20     input logic s2,  
21     input logic [3:0] E1, E0,  
22     output logic [3:0] E  
23 );  
24     // 2x1 Multiplexer for 4-bit values  
25     assign E = s2 ? E1 : E0;  
26 endmodule  
27  
28 module Mux_4x1(  
29     input logic s0, cin, a, b, c, d,  
30     output logic Y  
31 );  
32     // 4x1 Multiplexer logic  
33     assign Y = s0 ? (cin ? d : c) : (cin ? b : a);  
34 endmodule  
35  
36 module ArithmeticUnit(  
37     input logic s0, cin,  
38     input logic [3:0] A, B,  
39     output logic cout, V0,  
40     output logic [3:0] E  
41 );  
42     // Arithmetic Unit  
43     logic [3:0] F;  
44     assign F = A >>> 1;  
45  
46     // Bit-wise operations using Mux_4x1 and FullAdder  
47     logic b0, a0, c0;  
48     Mux_4x1 m0(s0, cin, 0, ~B[0], B[0], B[0], b0);  
49     Mux_4x1 m00(s0, cin, F[0], A[0], A[0], 0, a0);  
50     FullAdder f0(a0, b0, cin, E[0], c0);  
51  
52     logic b1, a1, c1;  
53     Mux_4x1 m1(s0, cin, 0, ~B[1], B[1], B[1], b1);  
54     Mux_4x1 m11(s0, cin, F[1], A[1], A[1], 0, a1);  
55     FullAdder f1(a1, b1, c0, E[1], c1);  
56  
57     logic b2, a2, c2;  
58     Mux_4x1 m2(s0, cin, 0, ~B[2], B[2], B[2], b2);  
59     Mux_4x1 m22(s0, cin, F[2], A[2], A[2], 0, a2);  
60     FullAdder f2(a2, b2, c1, E[2], c2);  
61
```

```

62     logic b3, a3;
63     Mux_4x1 m3(s0, cin, 0, ~B[3], B[3], B[3], b3);
64     Mux_4x1 m33(s0, cin, F[3], A[3], A[3], 0, a3);
65     FullAdder f3(a3, b3, c2, E[3], cout);
66
67     // Overflow condition
68     assign V0 = ((~A[3]) & (~b3) & E[3]) | (A[3] & b3 & (~E[3]));
69 endmodule
70
71 module LogicUnit(
72     input logic s1, s0,
73     input logic [3:0] A, B,
74     output logic V1,
75     output logic [3:0] E
76 );
77     // Logic Unit
78     // 4x1 Multiplexers for bit-wise AND, OR, XOR, and NOT(B) operations
79     Mux_4x1 M11(s1, s0, (A[0] & B[0]), (A[0] | B[0]), (A[0] ^ B[0]), ~B[0], E[0]);
80     Mux_4x1 M22(s1, s0, (A[1] & B[1]), (A[1] | B[1]), (A[1] ^ B[1]), ~B[1], E[1]);
81     Mux_4x1 M33(s1, s0, (A[2] & B[2]), (A[2] | B[2]), (A[2] ^ B[2]), ~B[2], E[2]);
82     Mux_4x1 M44(s1, s0, (A[3] & B[3]), (A[3] | B[3]), (A[3] ^ B[3]), ~B[3], E[3]);
83
84     // V1 is always assigned 0 in this module
85     assign V1 = 0;
86 endmodule
87
88 module ALU(
89     input logic s2, s1, s0, cin,
90     input logic [3:0] A, B,
91     output logic cout, V, Z,
92     output logic [3:0] E
93 );
94     // Arithmetic and Logic Unit (ALU)
95     logic V0, V1;
96     logic [3:0] E0, E1;
97
98     // ArithmeticUnit and LogicUnit instances
99     ArithmeticUnit Au(s0, cin, A, B, cout, V0, E0);
100    LogicUnit Lu(s1, s0, A, B, V1, E1);
101
102    // Z (Zero) flag is true if all bits in E are zero
103    assign Z = ~(E[0] | E[1] | E[2] | E[3]);
104
105    // Multiplexer for Overflow flag
106    Mux_2x1 isOverflow(s2, V1, V0, V);
107
108    // Multiplexer for 4-bit result E
109    Mux2x1_4b out(s2, E1, E0, E);
110 endmodule

```

## 4 Simulation Outputs




Figure 13: ALU Test Bench Simulation Output (ModelSim)