

Shirazush Salekin Chowdhury

BLACKSBURG, VA 24060

+1 (540)-558-5136 ✉ salekin@vt.edu www.linkedin.com/in/shirazush-salekin-chowdhury

SUMMARY

Industrially experienced in the full flow of Analog Mixed-Signal IC design and verification from block level to top-level design, GDS generation, physical verification (LVS, DRC, EM, IR), and tape-out using commercial EDA tools.

RESEARCH AREA

AI Hardware Accelerator, Neuromorphic Computing, Analog Mixed-Signal Integrated Circuits, and In-Memory Computing.

EDUCATION

Doctor of Philosophy, Electrical Engineering, Virginia Tech, USA, CGPA: 4.00/4.00	Aug 2023 — Present
Master of Science, Electrical and Electronic Engineering, AIUB, Bangladesh, CGPA: 4.00/4.00	Jun 2019 — Apr 2021
Bachelor of Science, Electrical and Electronic Engineering, AIUB, Bangladesh, CGPA: 4.00/4.00	Jan 2016 — May 2019

WORK EXPERIENCE

Graduate Research Assistant , MICS and BRICC Lab, Electrical Engineering, Virginia Tech	May 2024 — Present
<ul style="list-style-type: none">Taped out an image classification AI hardware based on Reservoir Computing in GF 22FDX technology.<u>Current project</u>: Designing and developing of Analog Front End (AFE) of MEMS indirect Time-of-Flight (iTOF) for Eye Tracking.	

Graduate Teaching Assistant , Electrical Engineering, Virginia Tech	Aug 2023 — May 2024
<ul style="list-style-type: none">Conducted courses titled Digital Design - I, and Intro to ECE Concepts.	

Senior Engineer Globalfoundries DTCO (ODC) Circuit & System Design Department, Ulkasemi Pvt. Ltd.	Aug 2019 — Jul 2023 Dhaka, Bangladesh
--	--

Analog Circuit Design and Layout

- Experienced in designing and layout of the analog circuit blocks, such as Bandgap Reference, Bias Generator, OpAmp, Switched Cap, Charge Pump, Oscillators, PLL, and Data Converters.
- Industry standard layout design.

Intellectual Property Quality Assurance (IPQA)

- Automation of the IPQA flow for different IP types, such as LOGIC, IO, AMS, Memory, Complex IPs, etc.
- DRC Testcase generation to check abutment DRC for the standard cell library.

Standard Cell Library Development

- Area efficient and high-performance Standard Cell Library development.
- LVS, DRC check and Library Characterization.

Hardware & Programming Language

- Python, Bash, Skill, and Verilog.

TECHNICAL SKILLS AND EXPERTISE

- Circuit and Layout Design**: Cadence Virtuoso.
- Circuit Simulation**: Cadence Spectre, PrimeSim HSPICE.
- RC Extraction**: Synopsys StarRC
- DRC, LVS, ERC**: Mentor Graphics Calibre.
- EM, IR**: Cadence Voltus.
- Library Characterization**: Cadence Liberate

EXTRACURRICULAR ACTIVITIES

Volunteer , IEEE AIUB Student Branch	Oct 2016 — Jul 2017
Electrical Crew Member , AIUB Robotic Crew (ARC)	Oct 2017 — Jul 2018

SELECTED PUBLICATIONS

- Chowdhury, S. S.**, Sarkar, M. R. & Yi, C. Y. *Energy-Efficient MRAM-Enabled Delay Feedback Reservoir Computing at the Edge*. Manuscript in preparation. 2024.
- Sarkar, M. R. *et al.* *An In-Memory Power Efficient Computing Architecture with Emerging VGSOT MRAM Device* in 2024 IEEE International Symposium on Circuits and Systems (ISCAS) (2024), 1–5.
- Chowdhury, S. S.** & Arifin, F. *The Effects of the Substrate Doping Concentrations on 6H-SiC Nano-Scale ggNMOS ESD Protection Device* in 2021 2nd International Conference on Robotics, Electrical and Signal Processing Techniques (ICREST) (2021), 329–333.