

Project 2 Report
ECE 566 Spring 2022
Shawn Salekin

Q1

1. **CSE_Dead**: this is run at the same time as CSE Basic. For every instruction, we check whether it is a terminating instruction or it may contain side effects. Since it is a trivial check, we only remove the instructions whose uses are empty.
2. **CSE_Simplify**: In this pass, we try to simplify instruction and replace the uses with the calculated results.
3. **CSE_RLoad**: In this pass, we check if two consecutive loads are literal matches, similar to the check suggested in CSE_Basic. If they turn out to be the same, we remove the second one and update their use. For this optimization, we consider only the instructions that are in the same basic block.
4. **CSE_Store2Load**: Similar to CSE_RLoad, we remove a Load that comes after a non-volatile store and update its use. (**CSE_RStore** implementation is buggy so its commented out). For this optimization, we consider only the instructions that are in the same basic block.
5. **CSE_Basic**: We iterate over all the functions in a module. Then we get the first basic block of that function and build a DominatorTree based on that. Starting at the root node, we go over each child of the tree and perform CSE between the root and that child node. We repeat the same for each node recursively. (the implementation contains a number of segfaults).

Q2

```
=====
Instructions
Category          CSE      M2RCSE
adpcm.....417.....245
arm.....737.....412
basicmath.....572.....345
bh.....3202.....2062
bitcount.....643.....441
crc32.....142.....83
dijkstra.....319.....233
em3d.....1198.....670
fft.....731.....448
hanoi.....91.....52
hello.....4.....2
kmp.....537.....381
l2lat.....88.....58
patricia.....1051.....734
qsort.....144.....102
```

sha.....	627.....	423
smatrix.....	291.....	231
sql.....	171654.....	112077
susan.....	12241.....	7759

=====

Loads

Category	CSE	M2RCSE
adpcm.....	121.....	15
arm.....	216.....	48
basicmath.....	153.....	24
bh.....	818.....	195
bitcount.....	155.....	51
crc32.....	34.....	8
dijkstra.....	92.....	47
em3d.....	398.....	107
fft.....	206.....	38
hanoi.....	25.....	6
hello.....	(missing)	(missing)
kmp.....	153.....	58
l2lat.....	19.....	5
patricia.....	354.....	137
qsort.....	35.....	13
sha.....	179.....	42
smatrix.....	73.....	34
sql.....	54792.....	16450
susan.....	4189.....	1030

=====

Stores

Category	CSE	M2RCSE
adpcm.....	81.....	7
arm.....	116.....	18
basicmath.....	100.....	12
bh.....	494.....	142
bitcount.....	98.....	18
crc32.....	29.....	4
dijkstra.....	51.....	24
em3d.....	192.....	43
fft.....	102.....	24
hanoi.....	16.....	4
hello.....	1.	(missing)
kmp.....	71.....	20
l2lat.....	15.....	1
patricia.....	108.....	30
qsort.....	16.....	4
sha.....	99.....	28

```

smatrix.....31.....10
sql.....21898.....5843
susan.....1438.....157

```

```

=====

```

CSEDead

Category	CSE	M2RCSE
adpcm.....	1.....	2
arm.....	(missing)	(missing)
basicmath.....	2.....	1
bh.....	32.....	1
bitcount.....	1.....	1
crc32.....	(missing)	(missing)
dijkstra.....	(missing)	(missing)
em3d.....	1.....	3
fft.....	1.....	(missing)
hanoi.....	(missing)	(missing)
hello.....	(missing)	(missing)
kmp.....	(missing)	(missing)
l2lat.....	3.....	(missing)
patricia.....	1.....	(missing)
qsort.....	1.....	1
sha.....	(missing)	(missing)
smatrix.....	1.....	(missing)
sql.....	272.....	188
susan.....	3.....	(missing)

```

=====

```

CSEElim

Category	CSE	M2RCSE
adpcm.....	0.....	0
arm.....	0.....	0
basicmath.....	0.....	0
bh.....	0.....	0
bitcount.....	0.....	0
crc32.....	0.....	0
dijkstra.....	0.....	0
em3d.....	0.....	0
fft.....	0.....	0
hanoi.....	0.....	0
hello.....	0.....	0
kmp.....	0.....	0
l2lat.....	0.....	0
patricia.....	0.....	0
qsort.....	0.....	0
sha.....	0.....	0
smatrix.....	0.....	0

```

sql.....0.....0
susan.....0.....0

```

```

=====

```

CSEStElim

Category	CSE	M2RCSE
adpcm.....	0	0
arm.....	0	0
basicmath.....	0	0
bh.....	0	0
bitcount.....	0	0
crc32.....	0	0
dijkstra.....	0	0
em3d.....	0	0
fft.....	0	0
hanoi.....	0	0
hello.....	0	0
kmp.....	0	0
l2lat.....	0	0
patricia.....	0	0
qsort.....	0	0
sha.....	0	0
smatrix.....	0	0
sql.....	0	0
susan.....	0	0

```

=====

```

CSESimplify

Category	CSE	M2RCSE
adpcm.....	0	2
arm.....	19	21
basicmath.....	6	6
bh.....	0	1
bitcount.....	1	2
crc32.....	0	0
dijkstra.....	0	0
em3d.....	13	14
fft.....	0	7
hanoi.....	1	1
hello.....	0	0
kmp.....	2	2
l2lat.....	0	0
patricia.....	3	7
qsort.....	0	0
sha.....	2	2
smatrix.....	0	0
sql.....	624	818

susan.....2.....16

=====

CSEldElim

Category	CSE	M2RCSE
adpcm.....	1.....	0
arm.....	31.....	1
basicmath.....	14.....	1
bh.....	74.....	2
bitcount.....	20.....	0
crc32.....	3.....	0
dijkstra.....	3.....	2
em3d.....	21.....	10
fft.....	10.....	0
hanoi.....	4.....	0
hello.....	0.....	0
kmp.....	20.....	0
l2lat.....	6.....	3
patricia.....	24.....	0
qsort.....	3.....	0
sha.....	32.....	0
smatrix.....	24.....	5
sql.....	4153.....	134
susan.....	384.....	25

=====

CSEStore2Load

Category	CSE	M2RCSE
adpcm.....	0.....	0
arm.....	0.....	0
basicmath.....	0.....	0
bh.....	0.....	0
bitcount.....	0.....	0
crc32.....	0.....	0
dijkstra.....	0.....	0
em3d.....	0.....	0
fft.....	0.....	0
hanoi.....	0.....	0
hello.....	0.....	0
kmp.....	0.....	0
l2lat.....	0.....	0
patricia.....	0.....	0
qsort.....	0.....	0
sha.....	0.....	0
smatrix.....	0.....	0
sql.....	0.....	0
susan.....	0.....	0

```

=====
root@bbfa020f7cae:/ece566/build# /ece566/wolfbench/timing.py
Category                      .CSE      .M2RCSE
adpcm.....1.9.....1.63
arm.....0.0.....0.0
basicmath.....0.07.....0.07
bh.....1.11.....0.92
bitcount.....0.17.....0.09
crc32.....0.1.....0.08
dijkstra.....0.08.....0.07
em3d.....0.55.....0.34
fft.....0.05.....0.05
hanoi.....2.87.....2.81
kmp.....0.15.....0.11
l2lat.....0.03.....0.03
patricia.....0.07.....0.07
qsort.....0.03.....0.04
sha.....0.02.....0.01
smatrix.....3.65.....3.87
sql.....0.0.....0.0
susan.....0.72.....0.33

```

Q3

We can observe a significant reduction in load/store instructions in the run where Mem2Reg is run. Due to Load/Store reductions, the timing also goes down noticeably, especially in susan benchmark.

For CSE_RLoad, running memory 2 register promotion first reduces a lot of the opportunities that CSE_RLoad can optimize on. For sqlite, we see our optimization pass reduces 4153, but if we run Mem2Reg first, it takes care of most of that 4,000 load instructions and leaves only 134

CSEDead

It is actually worse to Mem2Reg before CSE_Dead since Mem2Reg may promote some of the dead code, which may mark them as having some use. Our Dead Code Elimination optimization checks for trivially dead code, so as long as there is a use, it won't be considered. Again, look at SQLite as an example for this. (.272 vs 188 for M2R)

CSEStore2Load

(data not collection error)

CSE_Basic

(buggy implementation)

Q4

-
1. CSE_Dead: most applications do not contain that much dead code, except for sqlite. Since this is trivial dead code elimination, we do not expect a lot of reduction across applications
 2. CSE_Simplify: We see a similar number of reductions as CSE_Dead. However, for sqlite there are a decent number of instructions (roughly 800) that are simplified
 3. CSE_RLoad: matrix, susan and especially sqlite are load heavy because they deal with a lot of data, so it makes sense that our optimization reduces a decent number of redundant loads.
 4. CSE_RStore: (no meaningful data)
 5. CSE_Store2Load: (there is some error in collecting this metric)