Date: 09.04.2019

Student Names: Salih Can Özçelik / Muhammed Halas

Student IDs: 2016400207 / 2016400228

Group ID: 6 Session ID: 2

CMPE 240 Experiment 5 Preliminary Work

1. State Register Inputs: Clock, next state (d1,d0)

2. State Register Outputs: current state (n1,n0),

3. Combinational Block Inputs: X, current state (n1,n0)

4. Combinational Block Outputs: next state (d1,d0), outputs(y1,y0)


5. Obtain the truth table.

n1	n0	Х	d1	d0	у1	y0
0	0	0	1	0	1	0
0	0	1	0	0	1	1
0	1	0	1	0	1	0
0	1	1	0	0	1	1
1	0	0	1	0	1	0
1	0	1	1	1	1	0
1	1	0	1	0	1	1
1	1	1	1	1	0	1

6. Is this a Moore or Mealy Machine? (No explanation, only short answer)

Mealy Machine

7. Draw the finite state machine.



Date: 09.04.2019

Student Names: Salih Can Özçelik / Muhammed Halas

Student IDs: 2016400207 / 2016400228

Group ID: 6 Session ID: 2

Since the initial state is given to be '00', FSM simplifies to this one.(Can't reach state

'01'.)

