

DATAPATH




# Control Unit




# Bonus:

Comparator



Full\_adder



# DATAPATH:

## Firs\_time:

Buradaki datapati basitce aciklamak gerekirse first time 0 iken sayi registira yuklenir.

Sonra first time 1 olur.

## Add\_or\_shift\_output =0:

Eger sayinin LSB'si 0 ise hem register 2(resimde soldaki) hem register 1 shift edilir(ikiside 32 bit).

Add\_or\_shift\_input = 0

Shifter\_for\_add = 0

# Add\_or\_shift\_output=1:

Eger sayinin LSB'si 1 ise reg 1 multiplicant ile toplanir sonra iki register da shift edilir.

## Shifter\_overflow\_out=0:

Sifir olmasi eger shift edilecekse overflow olmadigi anlamina gelir.

ornek:

now:

Next: (overflow yok sadece sifir geliyo)

## Shifter\_overflow\_out=1:

Sifir olmasi eger shift edilecekse overflow oldugu anlamina gelir.

ornek:

now: (overflow var buyuk sayinin Isb'si 1 kucuk sayinin msb'sine kaymali)

next:

### Comparator\_o:

Bu output counter 32 ve 32'den buyuk olursa comperator\_inputu 1 yapar. Sonucu registera basar.

Bonus: (Comparator kendi tasarimim) -> kullanildi calisiyor.

Adder:( kendi tasarimim)-> kullanilmadi ama testleri gecti calisiyor.

#### Clock:

Burada sekile dikkatle bakilirsa counter 32 saydiktan sonra eksilere indigi icin comparator\_o'yu not gate'dan gecirirp clockla andledik boylece sonuc ekranda sabit bi sekilde kaliyor.


# **CONTROL UNIT:**

## Combinational part:

Sekilden anlasilacagi uzere burada add\_or\_shift,c\_output,s\_overflow\_out gibi inputlarimiz var bunlari and gatelerde sokup outputlara verdik burada sequential bi durum yok.

## Sequencil part:

Buradaki first\_time input'umz sequential calismaktadir tasarimi asagidadir.



# Truth table:

PS	NS	
SO SO	V0	F_TIME
0	1	0
1	1	1


V0= 1

F\_TIME=s0


# TEST\_CASES:


4.1kz ile test edilmistir digger clocklar ile de denenebilir sorun cikmamistir.

Result bigger part ilk 32 bit result 1 kalan 32 bit.





Result1 deki sifirlar eklenmeli 64 bitlik output yok biliyosunuz. Ornek sonda var denendi.





# Result bigger part ilk 32 bit result 1 kalan 32 bit





# Adder test:

