


The goal of the task is to **implement an operation that includes multiplication** by 2 (left shift) along with an Integer adder. The system's display should be capable of showing 6 digits with an optionally displayable decimal point. To achieve the display of the value $4 \times \sin(x) + \sin(2x)$ where x is an input to the system ranging from 0 to 180, a specific approach must be followed. The implementation of these steps has been carried out in two ways:

1. Through register shifting, memory blocks, and an adder.
2. Through a CORDIC block, a multiplier, a fixed input value, and an adder.

Initially, a **7000 Zynq board was created**, followed by the creation of a GPIO AXI and establishing the necessary connections. Then, an 8-bit memory block was created, and a connection was made between the shift registers. Subsequently, two serial shift registers were used to perform the multiplication by 4. Finally, the two obtained values were fed into the inputs of the adder. In the first approach, the system uses register shifting and memory blocks to perform the required calculations. By implementing an 8-bit memory block and connecting it with shift registers, multiplication is efficiently executed through shift operations. The values obtained from these shifts are then summed using an Integer adder.



braahimianHW2codeign - [C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codeign/EbraahimianHW2codeign.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Quick Access

Synthesis and Implementation Out-of-date details

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Run Linter
- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise

Netlist

- PL_phase_wrapper
 - Nets (16)
 - Leaf Cells (8)
 - PL_phase_1 (PL_phase)

Source File Properties

PL_phase.bd

Enabled

Location: C:/Users/HP/Desktop/RCS/HW02/Ebraahimian

Type: Block Designs

Part: xc7z020cpg484-1

General Properties

Project Summary

Device

Design Timing Summary

General Information

Time Settings

Design Timing Summary

Methodology Summary (8)

Check Timing (24)

Intra-Clock Paths

Inter-Clock Paths

Timing Summary - impl_1 (saved)

Setup

Hold

Pulse Width

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 13.416 ns	Worst Hold Slack (WHS): 0.055 ns	Worst Pulse Width Slack (WPWS): 9.020 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 1452	Total Number of Endpoints: 1452	Total Number of Endpoints: 886

All user specified timing constraints are met.

CORDIC - [G:/term5/vivado projects/CORDIC/CORDIC.xpr] - Vivado 2023.2

File Edit Flow Tools Reports Window Layout View Help Quick Access

Implementation Complete details

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Run Linter
- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks

Diagram

Address Editor

Designer Assistance available. Run Block Automation

Sub-block: ps7_0_axi_periph

