

# Design specification for the DUT used in the "Formal verification part-0" practice session

### 1 Functional description

Functional diagram of the DUT is shown in Figure 1.




Figure 1. Functional diagram of the DUT

Processing within the DUT is controlled through the "processing control interface" (described in section 3.3. After processing is requested through the interface:

- The DUT needs to receive all valid input data (all valid data until data indicated as last data) from all enabled "input interfaces". More details about the "input interfaces" can be found in section 3.4. Enabling of input interfaces is driven through the processing control interface (go to section 3.3 for more details)
- The DUT needs to send all the data from all enabled input interfaces out through the "output interface", described in section 3.5
- When all the data is sent out, the DUT needs to acknowledge the processing request through the processing control interface

Such a procedure as described above (from a processing request to a processing acknowledgment) is named as a "frame" in later parts of this document. After reset, the DUT can process several frames, one by one, as shown in

Figure 2. A processing request is noted there as "proc\_req", whereas a processing acknowledgment – as "proc\_ack".




Figure 2. Frame-by-frame processing concept

Functional chart of the DUT is shown in Figure 3. As "transferring", a full transfer from the input to the output interface is noted there. As "last data transferred" - sending of last data out through the output interface.




Figure 3. Processing scheme of the DUT

Arbitration of data from all enabled input interfaces happens based on an "arbitration mode", provided through the processing control interface (see section 3.3 for more details). Current DUT supports only one arbitration mode — Round-Robin arbitration. If any other mode is provided to the current DUT, the DUT may behave in an unpredictable way.

The Round-Robin algorithm is shown in

Figure 4. General idea of that algorithm's implementation in hardware is that the arbiter arbitrates a first interface with valid data after a recently arbitrated one.




Figure 4. Round-Robin arbitration scheme

As visible in the functional diagram from Figure 1, the DUT is also expected to implement a FIFO of a configurable size. The FIFO is needed to reduce latencies in a system implementing the DUT. A system integrator should be able to configure number of entries within the FIFO through a top-level parameter of the DUT.

Width (number of bits) of data transferred through the DUT should be also configurable through a top-level parameter of the DUT.

# 2 Microarchitecture description

All the RTL code related to the DUT can be found in a following file: <...>/intel formal verification practice session O/rtl/dut toplevel.sv

The file is structured as shown in the microarchitecture diagram of the DUT from

Figure 5. The diagram simply reflects all the DUT's functionalities described in section 1.




Figure 5. Microarchitecture diagram of the DUT

Figure 5 presents all data path registers. These are in the input interfaces control logic and in the FIFO.

The DUT is in a single clock domain and has a single clock input, named "clk".

The DUT is in a single power domain and has a single reset input, named "nreset". That reset input is active low (when that signal low, then reset is asserted). The reset is asserted asynchronously and deasserted synchronously (synchronously to the 'clk' clock input).

Configurability of the DUT (described in section 1) is provided through following parameters:

- DATA\_WIDTH width (number of bits) of data transferred through the DUT
- FIFO\_HEIGHT number of entries within the FIFO implemented in the DUT

### 3 Interfaces

### 3.1 Standard request/acknowledgement interface

A standard request/acknowledgement interface consists of signals shown in Table 1. This interface is used by an initiator to request any action from a target, which then requires confirmation (acknowledgment) send by the target back to the initiator. Both request and acknowledgement can be optionally equipped with associated data. Data transfers happen when both 'req' and 'ack' signals are high in the same clock cycle.

 ${\it Table~1.~Signals~of~a~standard~request/acknowledgment~interface}$ 

Signal name	Width	Direction	Description
req	Single-bit signal	Initiator -> target	<ul> <li>Request</li> <li>This signal can go high only, when acknowledgement ('ack' signal) was low in a previous cycle</li> <li>This signal needs to be kept high until acknowledgement ('ack' signal) goes high</li> <li>After acknowledgement ('ack' signal) goes high, this signal ever goes low</li> <li>When this signal is high, it indicates that there is valid data exposed on the 'req_data' signal</li> </ul>
req_data	Multi-bit signal	Initiator -> target	<ul> <li>Request data</li> <li>This signal is optional</li> <li>Request data can consist of several signals, which are transmitted together through the interface</li> <li>After exposing to the interface (together with the 'req' signal), data needs to be stable (unchanged) in all cycles when the request ('req' signal) is high</li> </ul>
ack	Single-bit signal	Target -> initiator	<ul> <li>Acknowledgement</li> <li>This signal can go high only when request ('req' signal) is high</li> <li>After request ('req' signal) goes high, this signal goes ever high</li> <li>This signal needs to be kept high at least while request ('req' signal) is high</li> <li>After request ('req' signal) goes low, this signal goes ever low</li> <li>When this signal is high, it indicates that there is valid data exposed on the 'ack_data' signal</li> </ul>
ack_data	Multi-bit signal	Target -> initiator	<ul> <li>Acknowledgement data</li> <li>This signal is optional</li> <li>Acknowledgement data can consist of several signals, which are transmitted together through the interface</li> <li>After exposing to the interface (together with the 'ack' signal), data needs to be stable (unchanged) in all cycles when the acknowledgement ('ack' signal) is high</li> </ul>

An example waveform of a standard request/acknowledgment interface is shown in Figure 6.




Figure 6. An example waveform of a standard request/acknowledgement interface

## 3.2 Standard valid/ready interface

A standard valid/ready interface consists of signals shown in Table 2. This interface is used to transfer data from an initiator to a target. Data transfer happens when both 'valid' and 'ready' signals are high in the same clock cycle.

Table 2. Signals of a standard valid/ready interface

Signal name	Width	Direction	Description
valid	Single-bit signal	Initiator -> target	<ul> <li>Valid flag</li> <li>This signal can go high independently on the 'ready' signal (can go high earlier, later or at the same time as the 'ready' signal)</li> <li>After going high, this signal needs to be kept high until data is transmitted (until ready is high)</li> <li>When this signal is high, it indicates that there is valid data exposed on the 'data' signal by an initiator</li> </ul>
ready	Single-bit signal	Target -> initiator	<ul> <li>Ready flag</li> <li>When high, it indicates that a target can consume data</li> <li>This signal can go high independently on the 'valid' signal (can go high earlier, later or at the same time as the 'valid' signal)</li> <li>When this signal is not high when 'valid' is high, then it ever goes high (each transfer must be completed)</li> </ul>
data	Multi-bit signal	Initiator -> target	<ul> <li>Data</li> <li>Data can consist of several signals, which are transmitted together through the interface</li> <li>After exposing to the interface (together with the 'valid' signal), data needs to be stable (unchanged) until the data is transmitted (until 'ready' is high)</li> </ul>

An example waveform of a standard valid/ready interface is shown in Figure 7.




Figure 7. An example waveform of a standard valid/ready interface

## 3.3 Processing control interface

The processing control interface is based on a standard request/acknowledgment interface, described in section 3.1. All signals from that interface, together with additional assumptions related to the signals, are shown in Table 3.

Table 3. Signals of the processing control interface

Signal name	Width [bits]	DUT port direction	Description
proc_req	1	input	<ul> <li>Processing request</li> <li>Behaves as a 'req' signal from a standard request/acknowledgement interface</li> <li>When this signal is low and there is any valid input data (when any 'in{0,1,2}_valid' signal is high), then this signal ever goes high</li> </ul>
proc_req_in{0,1,2}_en	1 (each)	input	<ul> <li>Enable flag for a corresponding input</li> <li>interface</li> <li>Behaves as a 'data' signal from a standard request/acknowledgement interface</li> </ul>
proc_req_in{0,1,2}_ arb_mode_id	1 (each)	input	<ul> <li>Arbitration mode ID for a corresponding input interface</li> <li>Behaves as a 'data' signal from a standard request/acknowledgement interface</li> <li>In a current DUT's version, needs to be '1'b0' (Round-Robin arbitration scheme)</li> </ul>
proc_ack	1	output	<ul> <li>Processing acknowledgement</li> <li>Behaves as an 'ack' signal from a standard request/acknowledgement interface</li> <li>This signal can go high only when all data from a current frame has been sent out through the output interface (only when a transfer with the 'out_data_last' signal high has happened)</li> </ul>

### 3.4 Input interfaces

There are three input interfaces. All of them work based on a standard valid/ready interface, described in section 3.2, with some additional assumptions. Names of signals from the interfaces start from prefixes indicating a given interface – 'in0\_' for input interface 0, 'in1\_' for input interface 1 and 'in2\_' for input interface 2.

All signals of the input interfaces, together with additional assumptions related to the signals, are shown in Table 4.

Table 4. Signals of the input interfaces

Signal name	Width [bits]	DUT port direction	Description
in{0,1,2}_valid	1	input	<ul> <li>Valid flag</li> <li>Behaves as a 'valid' signal from a standard valid/ready interface</li> <li>When processing is requested (when 'proc_req' signal from the processing control interface is high), a corresponding input interface is enabled ('proc_req_in{0,1,2}_en' signal from the processing control interface is high) and a last transfer from a corresponding input interface has not been exposed yet for a given frame (when there has not been 'in{0,1,2}_valid' high with in{0,1,2}_data_last' high in a given frame), then this signal is ever high again</li> </ul>
in{0,1,2}_ready	1	output	<ul> <li>Ready flag</li> <li>Behaves as a 'ready' signal from a standard valid/ready interface</li> <li>Can be high only, when a frame processing is active (when the 'proc_req' signal from the processing control interface is high and the 'proc_ack' signal from that interface is low)</li> <li>Can be high only, when a corresponding interface is enabled (when a corresponding 'proc_req_in{0,1,2}_en' signal from the processing control interface is high)</li> <li>Can be high only if a last transfer from a corresponding input interface has not happened yet for a given frame (when a transfer with a corresponding signal 'in{0,1,2}_data_last' high has not happened yet in a given frame)</li> </ul>

Signal name	Width [bits]	DUT port direction	Description
in{0,1,2}_data	DATA_WIDTH	input	<ul> <li>Data</li> <li>Behaves as a 'data' signal from a standard valid/ready interface</li> </ul>
in{0,1,2}_data_last	1	input	<ul> <li>Indicator of last data in a frame</li> <li>Behaves as 'data' from a standard valid/ready interface</li> <li>Indicates a last transfer (last data) in a given frame</li> <li>This signal is ever high, if there have been any transfers with that flag being low (from a corresponding input interface)</li> <li>Can be high even for first data in a given frame (it would mean only one transfer per a frame)</li> </ul>

# 3.5 Output interface

The output interface is based on a standard valid/ready interface, described in section 3.2. All signals from that interface, together with additional assumptions related to the signals, are shown in Table 5.

Table 5. Signals of the output interface

Signal name	Width [bits]	DUT port direction	Description
out_valid	1	output	<ul> <li>Valid flag</li> <li>Behaves as a 'valid' signal from a standard valid/ready interface</li> <li>Can be high only, when a frame processing is active (when the 'proc_req' signal from the processing control interface is high and the 'proc_ack' signal from that interface is low)</li> </ul>
out_ready	1	input	<ul> <li>Ready flag</li> <li>Behaves as 'ready 'for a standard valid/ready interface</li> </ul>
out_data	DATA_WIDTH	output	<ul> <li>Data</li> <li>Behaves as a 'data' signal from a standard valid/ready interface</li> <li>Must be the same as corresponding data received through a corresponding input interface</li> </ul>

Signal name	Width [bits]	DUT port direction	Description
out_data_source_id	2	output	<ul> <li>Source ID</li> <li>Behaves as a 'data' signal from a standard valid/ready interface</li> <li>This signal indicates from which input interface the data come:         <ul> <li>2'b00 – from input interface 0</li> <li>2'b01 – from input interface 1</li> <li>2'b10 – from input interface 2</li> </ul> </li> </ul>
out_data_last	1	output	<ul> <li>Indicator of last data in a frame</li> <li>Behaves as a 'data' signal from a standard valid/ready interface</li> <li>This signal indicates a last output transfer (last data) in a given frame (last at all, taking all input interfaces into account)</li> <li>This signal needs to be high in each frame</li> <li>This signal Can be high only for a last output transfer</li> </ul>

# 4 SVA properties

SVA properties for the DUT can be found in following locations:

- Interface properties:
  - <...>/intel\_formal\_verification\_practice\_session\_0/properties/dut\_toplevel\_interface\_properties.sv
- Properties related to internal signals:
  - <..>/intel\_formal\_verification\_practice\_session\_0/properties/dut\_toplevel\_internal\_properties.sv