
## Lab 4: Pipelined Processor - Part 2

111613025 黃綵誼

## **Experimental Result**

1. (1%)Show the waveform screenshot of the test we provided.



2. (1%)What other cases have you tested? Why did you choose them?

(1)1.s

```
$t0, 0($gp)
                                          # Load t0 from memory t0 = 0
 1
     main:
              lw
                      $t1, $t0, 5
 2
              addi
                                          # test addi
                      $t1, 4($gp)
 3
              lw
                                          # test if forward correctly from 1
                      $t2, $t1, 4
 4
              addi
                      $t3, $t2, $t1
 5
              add
                      $t4, 8($gp)
 6
              lw
 7
                      $t5, $t4, $t3
              sub
                      $t6, $t5, $t4
 8
                                          # test or
              or
9
                      $t7, $t6, $t3
              and
                                          # test and
10
                      $t4, $t2, end
11
     loop:
                                          # forward t4 from previous loop
              beq
                      $t4, $t4, 1
                                          # t4 = t4 + 1
12
              addi
                      $0, $0, loop
13
              bea
                      $s0, $0, $t0
14
              add
                                          # Will not execute
15
              add
                      $s1, $0, $t1
16
17
     end:
              add
                      $s2, $t5, $t4
                      $s3, $t2, $t3
18
              slt
                                          # test slt
```

```
1
     main:
             lw
                     $t0, 0($gp)
                                        # Load t0 from memory t0 = 0
 2
                     $t4, 0($gp)
             lw
                                        # Load t1 from memory t1 = 1
 3
             lw
                     $t1, 4($gp)
                                        # t2 = 0
 4
             lw
                     $t2, 0($gp)
                     $t2, 2
 5
             addi
 6
                     $t0, $t2, end
7
     loop:
             beq
                                        # should stall 1, check if beq can
                     $t0, $t0, 1
8
             addi
9
             sub
                     $t3, $t1, $t0
10
             lw
                     $t3, 8($gp)
                                         # t3 = 2
11
                     $t2, $t3, loop
                                      # should stall 2, taken
             beq
                     $t4, $t4, 1
12
             addi
                     $a3, $t4, $t4
13
             add
14
                     $t4, 0($gp)
15
     end:
                                     # s3 = 0
             SW
                     $t2, 0($gp)
                                      # test lw after sw
16
             lw
17
                     $t2, 12($gp)
                                      # test sw after lw
             SW
18
```

## **Answer the following Questions:**

1. (2%) List out the equation to detect EX & MEM hazard in forwarding unit. Which part of the equation in textbook p. 369 is wrong?

This part in p. 369 is wrong.

```
if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd ≠ 0)
and not(EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0)
        and (EX/MEM.RegisterRd ≠ ID/EX.RegisterRs)
and (MEM/WB.RegisterRd = ID/EX.RegisterRs)) ForwardA = 01

if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd ≠ 0)
and not(EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0)
        and (EX/MEM.RegisterRd ≠ ID/EX.RegisterRt)
and (MEM/WB.RegisterRd = ID/EX.RegisterRt)) ForwardB = 01
```

It should be:

```
1
     always @(*)
         if (EX_MEM_reg_write & EX_MEM_rd != 0 & EX_MEM_rd == ID_EX_rs) be
 2
 3
             forward_A = 'b10;
 4
         end else if (MEM_WB_reg_write & MEM_WB_rd != 0 & MEM_WB_rd == ID_
 5
             forward A = b01;
 6
         end else begin
7
             forward_A = 'b00;
8
         end
9
10
     always @(*)
         if (EX_MEM_reg_write & EX_MEM_rd != 0 & EX_MEM_rd == ID_EX_rt) be
11
             forward B = b10;
12
         end else if (MEM_WB_reg_write & MEM_WB_rd != 0 & MEM_WB_rd == ID_
13
             forward_B = 'b01;
14
15
         end else begin
             forward B = b00;
16
17
         end
```

2. (2%) In forwarding for beq, is forwarding from MEM/WB to ID needed? Why?

Yes, it's needed because in my pipelined processor design, the branch decision is made in the ID stage. This means that the beq instruction must compare the values of the registers (rs and rt) in the ID stage to determine if the branch should be taken.

Therefore, we need forwarding from MEM/WB to ID ensures that if the beq instruction requires a value that is currently being written back to the register file, the correct value is forwarded directly to the ID stage without waiting for it to be written back to the register file. For example beq right after 1w.

3. (2%) Briefly explain how you insert 2 stalls when beq reads registers right after 1w writes it.

I add some extra signal, like IF\_ID\_branch, EX\_MEM\_mem\_to\_reg in hazard\_detection.v to determine if beq is at ID stage and if 1w is the previous instruction.

```
For lw -> beq, after the first stall, lw enter EXE stage and beq is at ID stage, then luse ((EX_MEM_mem_to_reg & IF_ID_branch) & ((EX_MEM_write_reg == IF_ID_rt))) to set the second stall.
```

4. (2%) sw right after 1w is quite common since copying and pasting data from one address to another is used frequently. In the textbook, a stall is followed by the 1w in this case. Is it possible to remove this stall? How?

Yes, this stall can be removed by forwarding write back data for 1w in WB stage to write data for sw in MEM stage.