**Department of Computer Science and Engineering** 

# CSCE2302:Digital Design Lab Vivado Tutorial

## Contents

Create a new Project

Create a new Source File

Write a Constraint File

Create a new Constraint File

Write Constraints

Implement Design on FPGA

**Run Simulation** 

**Block Memory Generator** 


Write a Testbench

# Create a New Project

 In the Vivado IDE Getting started page, click Create Project

Or alternatively

1. Click on **File** and then **New Project** 





2. A dialog box will appear  $\rightarrow$  click Next>

- 3. In the **New Project** dialog box:
  - a. Change your **Project name** as needed
  - b. Choose where you want to save your project in **Project location**.
  - c. Project name, as well as the project location, must not have any spaces in it
  - d. Click Next>




- 4. In the **Project Type** dialog box:
  - a. Select **RTL Project**
  - b. Check the box: "Do not specify sources at this time"
  - c. Click Next>






• After creating the project, Vivado opens the new project in the default view layout.



## Create a new Source File


1. In the **Project Manager** Window, press on **Add sources** 

2. In the **Add Sources** Window, mark "Add or create design sources then click Next>






3. In the **Add or Create Design Sources** Window, Click on "Create File"



- **File type**: Verilog

File name: <your\_module\_name>
 must not have any spaces

- **File location**: Local to Project



Add Sources

5. Click Finish

6. A Define Module window will appear where you can optionally define your inputs and outputs. We will skip this now. So, Press or and then

7. In the **Sources** Window, your module will appear



8. Double click on the module, A file with your module name and extension .v will appear where you can write your module

```
Project Summary × module_1.v ×
                                                                        ? 🗆 🖸
C:/Users/Reem/Downloads/Nexys4XADC/project_4/project_4.srcs/sources_1/new/module_1.v
     // Project Name:
     // Target Devices:
     // Tool Versions:
     // Description:
     // Dependencies:
     // Revision:
     // Revision 0.01 - File Created
     // Additional Comments:
21
22
23 module module 1
25
26 endmodule
```

## Write a Constraint File




A constraint file is used to link the input and output signals in yout module to the certain pins in the FPGA

You cannot connect an internal signal (a wire/ a reg) to the FPGA

- Create a new Constraint File
  - a. In the **Project Manager** Window, press on **Add sources**

b. In the **Add Sources** Window, mark "Add or create Constraints" then click





c. In the **Add or Create Constraints** Window Click on "Create File"


d. Adjust the properties of the **Create Constraints File** window as follows:

- **File type**: XDC


File name: <your\_file\_name> must not have any spaces

- **File location**: Local to Project






f. Your constraint file will appear in the **Sources** window under the **Constraints** folder with extension .xdc



g. Double click on the .xdc, a window with your constraints file name and extension .xdc will appear where you can write your constraints (mapping from your Verilog module and the FPGA pins)



#### 2. Write Constraints

#### Syntax:

```
set_property PACKAGE_PIN <pin_number> [get_ports <signal>]
set_property IOSTANDARD LVCMOS33 [get_ports <same_signal>]
set_property PACKAGE_PIN <pin_number> [get_ports {<vector_element>}]
set_property IOSTANDARD LVCMOS33 [get_ports {same_vector_element}]
```

#### Example: Suppose you have a module:

```
module module_1 (input a, output b,output [1:0]c); // some code
endmodule
```

#### In the constraint file, write:

```
set_property PACKAGE_PIN R2 [get_ports a]
set_property IOSTANDARD LVCMOS33 [get_ports a]
set_property PACKAGE_PIN L1 [get_ports b]
set_property IOSTANDARD LVCMOS33 [get_ports b]
set_property PACKAGE_PIN P1 [get_ports {c[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {c[0]}]
set_property PACKAGE_PIN N3 [get_ports {c[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {c[1]}]
```

This mean signal a is connected to switch named **R2** and signal b is connected to the LED named **L1** and the 2-bit signal c is connected to the LEDs named **P1** and **N3** 



# Implement a Design on the FPGA

- 1. Set a module as a top module
  - a. Right click on the module that you want to implement on the FPGA

Flow Navigator

🗜 IP Catalog

✓ IP INTEGRATOR

SIMULATION

▼ RTL ANALYSIS

SYNTHESIS

Run Synthesis


Create Block Design

Open Block Design

Run Simulation


- b. In the drop-down menu, click on "Set as Top"
- c. The top module is marked by this sign wall

- 2. Synthesize your top module
  - a. In the **Flow Navigator**, click on "SYNTHESIS"
  - b. Click on "Run Synthesis"



- 3. The synthesis process might take up to a few seconds
- 4. After the synthesis is complete with no error, a message will appear "Synthesis successfully completed". In this message click cancel

- 5. If you have more than one constraint file, you need to choose one of them
  - a. In the **Sources** window, right click on the constraint file that corresponds to your top module
  - b. Choose as "Set as Target Constraint File"




Synthesis Completed

- 6. Implement your design
  - a. In the Flow Navigator, under "IMPLEMENTATION", click on "Run Implementation"

7. Connect the FPGA to the computer and switch it on using its power switch

8. After the implementation is complete with no error, a message will appear "Implementation successfully completed". In this message,

click Cancel




Implementation Completed

 Open Implemented Design Generate Bitstream View Reports


Don't show this dialog again

Next

9. In the **Flow Navigator**, under PROGRAM AND DEBUG, click Generate Bitstream.



10. After you get "Bitstream Generation successfully completed", click Cancel



#### 11.Under PROGRAM AND DEBUG, click **Open Hardware Manager**

a. Click on Open Target, then Auto Connect

b. Click on Program Device, then xc7a35t\_0




- If you change your Verilog Code, you need to synthesize your design, implement it and generate the bitstram
- If you change your Constraint file, you need to implement your design and generate the bitstram

**Synthesize**: means to convert your Verilog code to the optimum digital circuits

**Implement**: means to map the synthesized circuit to the FPGA


**Generate Bitstream**: coverts your implementation to 1's and 0's



# **Run Simulation**

Simulation is used to verify your Verilog module and that it is functioning the way you want before you implement it on the FPGA


1. In the **Flow Navigator**, under **PROJECT MANAGER**, click Add Sources



2. In the Add Sources window, choose "Add or Create Simulation Sources" and then click



3. In the **Add or Create Simulation Sources** Window, click Create File





- **File type**: Verilog

File name: <your\_file\_name> must not have any spaces


- **File location**: Local to Project








6. In the **Sources** Window, under Simulation Sources, you will find the file you have just created




- 7. Double click on the file that you have created, a window with your file name and extension .v will appear where you can write your testbench.
  - \*\* to know how to write a testbench → click here

8. After you write a testbench, right click on the simulation file in the **Sources** window. Click "Set as Top"

9. In the Flow Navigator, under SIMULATION, click Run Simulation then click Run Behavioural Simulation





# **Block Memory Generator**

Vivado provides a catalog for ready-made modules that you can use directly (similar to libraries in C). These are called IPs. The complixity of the IPs can range from simple arithmetic operators such as adders, accumulators, and multipliers, to system-level building blocks such as filters and memories.

#### 1. Create a Coefficient File

- a. Open a Notepad (or any other text editor)
- a. Specify the base with witch you are writing your instructions by typing memory\_initialization\_radix = 16; // Your instructions are in hexadecimal // Use 2 for binary or 8 for octal
- b. Specify your instructions by typing


  memory\_initialization\_vector = 80001, // the 1st instruction in hexadecimal

  00120, // the 2nd intruction in hexadecimal


  And so on ...
- c. Add a semicolon at the end of the last instruction
- d. Save the file with extension .coe (make sure to remove .txt extension) and close it.

#### 2. Generate a Core Memory


a. In the Flow Navigator, under PROJECT MANAGER, click IP Catalog



 b. A window called IP Catalog will appear. Under Basic Elements, choose Memory Elements.
 Then, double click on Block Memory Generator




c. In the Customize IP tab, type the name of the memory module that will be generated for you. It must not have any spaces.




d. In the **Basic** tab, choose a Memory Type: Single Port ROM.

- e. In the Port A options tab, specify
  - Port A Width: your memory word length
  - Port A Depth: the size of your memory (number of memory words)



f. In the **other Options** tab, check the box load Init File, browse your computer where you saved the .coe file and then click OK and OK

g. Now Vivado will generate a block Rom module. The Rom is storing the instructions inside the .coe file.



#### h. To create an instance of the Rom, use the following syntax:

```
Mem m(.clka(clk), 1, .addra(pc), .douta(mem_word));
```

#### Where:

Mem: should be replaced with the module name (the one you chose in step c)

m: should be replaced with the instance name

clk: should be replaced with your input clk signal

pc: should be replaced with your program counter signal

 $\verb|mem_word: should| be replaced with your memory word signal$ 

# Write a Testbench

A testbench is a module that is used to test another module which we will call the target module. The test bench has the following specifications:

- It has no inputs or outputs
- It has the inputs of the target module defined as reg and the outputs of the target module defined as wire
- It has an instance of the target module
- It has an initial block where you define your test cases.

#### Code Example: A module with a testbench

