# Lab 3: Single Cycle Implementation of RISC-V (part 1)

# **Objectives**

The objective of this lab and the incoming set of labs is to model and simulate all the components of the RISC-V processor as a step towards completing its single cycle implementation. This lab is organized as follows:

- 1. An introduction
- 2. Experiments to be conducted
- 3. Lab Report Requirements

#### Introduction

As studied in the lectures, RISC-V can be implemented such that each instruction is executed in a single clock cycle as shown in Figure 1. As in the lectures we will focus on supporting the following RV32I ISA subset:

- Memory reference: LW (I-Format), SW (S-Format)
- Arithmetic/logical: ADD, SUB, AND, OR (R-Format)
- Control transfer: BEQ (SB-Format)

The goal of this lab is to model and simulate some of the non-memory components necessary for this implementation.




Figure 1: RISC-V Single Cycle Datapath

Table 1 shows the instruction encoding for the RV32I instructions highlighting the instructions we will implement in this lab. Note that:

- For our subset, the 7-bit opcode field is enough to decode the instruction except for R-Format instructions (ADD, SUB, AND, OR) which all have the same value (0110011) for that field. For R-Format instructions, the actual operation is determined by the funct3 and funct7 fields (only bit 30 from the funct7 field is needed).
- The least significant 2 bits of the 7-bit opcode field are always 11 and as such can be excluded from any decoding circuit inputs.

imm 31:12 0110111 LUI rd 0010111 AUIPC imm 31:12 rd imm 20 10:1 11 19:12 1101111 JAL rd 1100111 JALE imm 12 10:5 imm[4:1|11] 1100011 000 BEQ rsl mm 12 10:0 154 HIRITON PRODUCT 11000011 DINE 100 1100011 BLT imm 12 10:5 rs2 rsl imm 4:1 11 imm 12 10:5 rs2 101 imm 4:1 11 1100011 BGE rsl imm 4:1 11 imm 12 10:5 rs2 rsl 110 1100011 BLTU imm 4:1 11 imm 12 10:5 rs2 111 1100011 BGEU rsl 000 rd 0000011 LB imm 11:0 rsl imm 11:0 001 0000011 LH DB. rd imm 11:0 rsl 010 rd 0000011 LW 1mm[113 EB. 100 ra 0000011 LBU imm 11:0 ral rd 0000011 LHU imm 11:5 rs2rsl 000 imm 4:0 0100011 SBimm 11:5 rs2001 imm 4:0 0100011 SH PK. imm 4:0 mm 11:5 rs2 rsl 010 0100011 SW 00010001 ALHE HIBBREA LO imm 11:0 rsl 010 rd 0010011 SLTI imm 11:0 011 0010011 SLTIU rsl rd imm 11:0 100 rd 0010011 XORI rsl imm 11:0 rsl 110 rd 0010011 ORI imm 11:0 111 0010011 ANDI rd rsl 0000000 shamt 0010011 SLLI rsl 001 rd 0000000 101 0010011 SRLI shamt rsl rd SDAI 101 0010011 0000000 182000 0110011 ADD rsl rd 0100000 rs2 000 0110011 SUB rd ral 0000000 010 0110011 SLT rs2 rd rsl 0000000 011 0110011 SLTU rs2rsl rd 0000000 100 0110011 XOR rs2 rsl rd 0110011 SRL 0000000 rs2 rsl 101 rd 101 SRA 0100000 0000000 rs2rsl 110 rd 0110011 OR 0000000 182111 rd 0110011 AND

Table 1: RV32I instructions encoding

In this lab we are going to model and test the following components:

- 1. A 32-bit register with reset and load control (to be used for PC and to construct the register file)
- 2. A 32-bit 2x1 multiplexer
- 3. A 32-bit shift left 1 module
- 4. The immediate generator & sign extender module

Note: Students should be working in pairs to implement the following experiments

# **Experiments**

## Experiment 1: A 32-bit register with reset and load control

Create and simulate a module representing a 32-bit register with load control like the one shown in Figure 2.




Figure 2: Register with load control

a) Design a D flip flop module with asynchronous reset input. You can define the flip flop module with reset (not shown in the above diagram) as follows:

```
module DFlipFlop
  (input clk, input rst, input D, output reg Q);

always @ (posedge clk or posedge rst) begin // Asynchronous Reset
   if (rst)
        Q <= 1'b0;
   else
        Q <= D;
   end
endmodule</pre>
```

b) Design a 2x1 multiplexer (implemented as shown in Figure 3).




Figure 3: 2x1 Multiplexer

- c) Design a 32-bit register module using the modules of part a. To avoid repeating your code 32 times, use a generate loop.
- d) Develop a testbench to test the 32-bit register.

Remember: the code below creates a clock signal in a testbench with a period of 20 ns.

```
initial begin
     clk = 0;
     forever #10 clk=~clk;
end
```

## Experiment 2: A 32-bit 2x1 multiplexer

Create and simulate a module representing a 32-bit 2x1 multiplexer. The module's structure should be an array of 2x1 multiplexers. Again use a generate loop to do it.

## **Experiment 3: A 32-bit shift left 1 module**

Create and simulate a module representing a 32-bit shift left 1 module. Shifting should be done by rewiring inputs. (**Don't use shift operator**)

## **Experiment 4: The immediate generator & sign extender module**

This module has to take into consideration different instruction formats to be able to generate the appropriate immediate constant. Figure 4 shows the instruction formats for all supported instructions with immediate operands. LW uses the I-Format, SW uses the S-Format, while BEQ uses the SB-Format. So an immediate generator should receive the entire instruction to decide which 12 bits to use (based on the opcode and funct3 bits if needed).

More specifically, the immediate generator must choose between

- > sign extending a 12-bit field in instruction bits 31:20 for LW
- > a concatenation of bits 31:25 and 11:7 for SW
- ➤ a concatenation of bits 31, 7, 30:25, and 11:8 for BEQ

It turns out that opcode bit 6 is equal to 0 for LW and SW and equal to 1 for BEQ. Also opcode bit 5 is 0 for LW and 1 for SW. So the immediate generator can rely on these 2 bits to decide how to form the 12 bits to extend.

31	30	$25\ 24$	21	20	19	15 1	14 1	12 11	8	7	6	0
	i	mm[11:0]			rs1		funct3		$\operatorname{rd}$		opcode	I-type
i	mm[11:5]		rs2		rs1		funct3	in	nm[4:0]		oncode	S-type
	.mm[11.5]		152		181		Tuncto	111	mn[4.0]		opcode	_ b-type
imm[1	2]   imm[1	.0:5]	rs2		rs1		funct3	imm[4:	:1]   imr	m[11]	opcode	SB-type

Figure 4 Instruction Formats for Supported Instructions with Immediate Operands

Here is the immediate generator module skeleton that you should complete and simulate.

```
module ImmGen (output [31:0] gen_out, input [31:0] inst);
...
...
Endmodule
```

Below are some test cases to try out:

inst	gen_out	Instruction info
32'h4D62A303	1238 (binary 010011010110)	LW 010011010110 00101 010 00110 0000011
32'hDCA7AF23	-546 (binary 1101110 11110)	SW 1101110 01010 01111 010 11110 0100011
32'h18E18F63	207 (binary 0 0 001100 1111)	BEQ 0001100 01110 00011 000 11110 1100011

#### **Deliverables**

## **General Report Submission Notes:**

- Each student is required to submit an individual report.
- The submission should be composed of **two files only**:
  - 1. YourID\_Report.pdf/doc:
    - A single pdf/word file having the solution of the lab report questions in correct sequence.
  - 2. YourID labwork.zip/rar/...:
    - A zipped folder containing your codes for all the lab experiments organized in sequence.
- **Submission deadline**: half an hour before the start of next week's session.
- Submission method: On Blackboard

# Lab Report [10 pts]

- 1. [0 pts] Your name and student ID.
- 2. [2 pts] A technical summary of experiments conducted in the lab (Steps, Results, components (a screen shot with Schematic design might help), code functionality, etc...).
- 3. [2 pts] Verilog code for all modules of each experiment, and Verilog code for the testbench module of each experiment's top-level module.
- 4. [2 pts] Snapshot of simulation output corresponding to the submitted testbench with a **brief interpretation** of the snapshot.
- 5. [2 pts] Consider an n-bit register with *reset*, *load* and *shift* control inputs. Whenever *load* equals 1 an n-bit input is loaded to the register. Whenever *shift* equals 1 the register data should get shifted 1 bit to the right. If both *shift* and *load* equal 1, *load* should have a higher priority than *shift* and a load operation is carried on.
  - Develop the Verilog code for this register. The module should be parametrized with a default value of 32 for n.
- 6. [1 pts] Develop a schematic showing the internal design the previous module (Hint: look for it in Vivado).
- 7. [1 pts] Sketch a schematic of a 16-bit ALU circuit that allows up to 8 different arithmetic and logic operations.