

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *****
				3 *
				4 * Zvector E6 instruction tests for VRS-d encoded:
				5 *
				6 * E63F VECTOR STORE RIGHTMOST WITH LENGTH (reg)
				7 *
				8 * also tests
				9 * E637 VLRLR - VECTOR LOAD RIGHTMOST WITH LENGTH (reg)
				10 *
				11 * James Wekel June 2024
				12 *****
				13
				14 *****
				15 *
				16 * basic instruction tests
				17 *
				18 *****
				19 * This program tests proper functioning of the z/arch E6 VRS-d vector
				20 * store rightmost with length (reg). Exceptions are not tested.
				21 *
				22 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				23 * obvious coding errors. None of the tests are thorough. They are
				24 * NOT designed to test all aspects of any of the instructions.
				25 *
				26 *****
				27 *
				28 * *Testcase zvector-e6-09-VSTRLR: VECTOR E6 VRS-d VSTRLR instruction
				29 * *
				30 * * Zvector E6 tests for VRS-d encoded instructions:
				31 * *
				32 * * E63F VECTOR STORE RIGHTMOST WITH LENGTH (reg)
				33 * *
				34 * * # -----
				35 * * # This tests only the basic function of the instruction.
				36 * * # Exceptions are NOT tested.
				37 * * # -----
				38 * *
				39 * main size 2
				40 * numcpu 1
				41 * sysclear
				42 * archlvl z/Arch
				43 *
				44 * diag8cmd enable # (needed for messages to Hercules console)
				45 * loadcore "\$(testpath)/zvector-e6-09-VSTRLR.core" 0x0
				46 * diag8cmd disable # (reset back to default)
				47 *
				48 * *Done
				49 *****
00000000		00000000	000013DF	51 ZVE6TST START 0
				52 USING ZVE6TST, R0 Low core addressability
				53
		00000140	00000000	54 SV0LDPSW EQU ZVE6TST+X' 140' z/Arch Supervisor call old PSW

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT	
					107	*****
					108	* Do tests in the E6TESTS table
					109	*****
					110	
00000226	58C0	81F4		000003F4	111	L R12, E6TADR get table of test addresses
			0000022A	00000001	112	
0000022A	5850	C000		00000000	113	NEXTE6 EQU *
0000022E	1255				114	L R5, 0(0, R12) get test address
00000230	4780	80BE		000002BE	115	LTR R5, R5 have a test?
					116	BZ ENDTEST done?
					117	
00000234			00000000		118	USING E6TEST, R5
00000234	E710	8ED0 0006		000010D0	119	VL V1, V1FUDGE fudge output
0000023A	E710	8EA0 000E		000010A0	120	VST v1, V10UTPUT
00000240	E710	8EC0 0006		000010C0	121	VL V1, V1FUDGE fudge input
					122	
00000246	58B0	5000		00000000	123	L R11, TSUB get address of test routine
0000024A	05BB				124	BALR R11, R11 do test
					125	
			0000024C	00000001	126	TESTREST EQU *
0000024C	E310	501C 0014		0000001C	127	LGF R1, READDR get address of expected result
00000252	D50F	8EA0 1000	000010A0	00000000	128	CLC V10UTPUT, 0(R1) valid?
00000258	4770	8064		00000264	129	BNE FAILMSG no, issue failed message
					130	
0000025C	41C0	C004		00000004	131	LA R12, 4(0, R12) next test address
00000260	47F0	802A		0000022A	132	B NEXTE6

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				134	*****
				135	* result not as expected:
				136	* issue message with test number, instruction under test
				137	* and instruction l2
				138	*****
		00000264	00000001	139	FAILMSG EQU *
00000264	4820 5004		00000004	140	LH R2, TNUM get test number and convert
00000268	4E20 8E70		00001070	141	CVD R2, DECNUM
0000026C	D211 8E5A 8E44	0000105A	00001044	142	MVC PRT3, EDIT
00000272	DE11 8E5A 8E70	0000105A	00001070	143	ED PRT3, DECNUM
00000278	D202 8E14 8E67	00001014	00001067	144	MVC PRTNUM(3), PRT3+13 fill in message with test #
				145	
0000027E	D207 8E2F 5010	0000102F	00000010	146	MVC PRTNAME, OPNAME fill in message with instruction
				147	
00000284	B982 0022			148	XGR R2, R2 get l2 as U32
00000288	5820 5008		00000008	149	L R2, L2
0000028C	4E20 8E70		00001070	150	CVD R2, DECNUM and convert
00000290	D211 8E5A 8E44	0000105A	00001044	151	MVC PRT3, EDIT
00000296	DE11 8E5A 8E70	0000105A	00001070	152	ED PRT3, DECNUM
0000029C	D202 8E40 8E67	00001040	00001067	153	MVC PRTL2(3), PRT3+13 fill in message with l2 field
				154	
000002A2	4100 0040		00000040	155	LA R0, PRTLNG message length
000002A6	4110 8E04		00001004	156	LA R1, PRTLNE messagfe address
000002AA	45F0 80CC		000002CC	157	BAL R15, RPTERROR
				159	*****
				160	* continue after a failed test
				161	*****
		000002AE	00000001	162	FAILCONT EQU *
000002AE	5800 81F8		000003F8	163	L R0, =F' 1' set GLOBAL failed test indicator
000002B2	5000 8E00		00001000	164	ST R0, FAILED
				165	
000002B6	41C0 C004		00000004	166	LA R12, 4(0, R12) next test address
000002BA	47F0 802A		0000022A	167	B NEXTE6
				169	*****
				170	* end of testing; set ending psw
				171	*****
		000002BE	00000001	172	ENDTEST EQU *
000002BE	5810 8E00		00001000	173	L R1, FAILED did a test fail?
000002C2	1211			174	LTR R1, R1
000002C4	4780 81D0		000003D0	175	BZ E0J No, exit
000002C8	47F0 81E8		000003E8	176	B FAILTEST Yes, exit with BAD PSW
				177	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				238	*****
				239	* Normal completion or Abnormal termination PSWs
				240	*****
000003C0	00020001 80000000			242	E0JPSW DC 0D' 0' , X' 0002000180000000' , AD(0)
000003D0	B2B2 81C0		000003C0	244	E0J LPSWE E0JPSW Normal completion
000003D8	00020001 80000000			246	FAILPSW DC 0D' 0' , X' 0002000180000000' , AD(X' BAD')
000003E8	B2B2 81D8		000003D8	248	FAILTEST LPSWE FAILPSW Abnormal termination
				250	*****
				251	* Working Storage
				252	*****
000003EC	00000000			254	CTLR0 DS F CRO
000003F0	00000000			255	DS F
				256	
000003F4	000013B4			257	E6TADR DC A(E6TESTS) address of E6 test table
000003F8				259	LTORG , Literals pool
000003F8	00000001			260	=F' 1'
000003FC	0000			261	=H' 0'
000003FE	005F			262	=AL2(L' MSGMSG)
				263	
				264	* some constants
				265	
	00000400	00000001		266	K EQU 1024 One KB
	00001000	00000001		267	PAGE EQU (4*K) Size of one page
	00010000	00000001		268	K64 EQU (64*K) 64 KB
	00100000	00000001		269	MB EQU (K*K) 1 MB
				270	
	AABBCCDD	00000001		271	REG2PATT EQU X' AABBCCDD' Polluted Register pattern
	000000DD	00000001		272	REG2LOW EQU X' DD' (last byte above)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				353 *****
				354 * Macros to help build test tables
				355 *-----
				356 * VRS_D Macro to help build test tables
				357 *****
				358 MACRO
				359 VRS_D &INST, &L2
				360 . * &INST - VRS-d instruction under test
				361 . * &L2 - length (loaded into reg)
				362 . *
				363 LCLA &XCC(4) &CC has mask values for FAILED condition codes
				364 &XCC(1) SETA 7 CC != 0
				365 &XCC(2) SETA 11 CC != 1
				366 &XCC(3) SETA 13 CC != 2
				367 &XCC(4) SETA 14 CC != 3
				368
				369 GBLA &TNUM
				370 &TNUM SETA &TNUM+1
				371
				372 DS 0FD
				373 USING *, R5 base for test data and test routine
				374
				375 T&TNUM DC A(X&TNUM) address of test routine
				376 DC H' &TNUM test number
				377 DC X' 00'
				378 DC X' 00'
				379 DC F' &L2'
				380 EA2_&TNUM DC A(RE&TNUM+16) 12
				381 DC CL8' &INST' addr of 16-byte source
				382 DC A(16) instruction name
				383 REA&TNUM DC A(RE&TNUM) result length
				384 . * result address
				385 * INSTRUCTION UNDER TEST ROUTINE
				386 X&TNUM DS 0F
				387 L R1, L2 get number of bytes to load / store
				388 L R2, EADDR get address of source
				389 VLRLR V1, R1, 0(R2) load some bytes
				390
				391 L R1, L2 get number of bytes to store
				392 &INST V1, R1, V10UTPUT test instruction
				393
				394 BR R11 return
				395
				396 RE&TNUM DC 0F
				397 DROP R5
				398
				399 MEND

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
-----	-------------	-------	-------	------

401 *****

```
402 *      PTTABLE Macro to generate table of pointers to individual tests
```

403 *****8*****1*****

404

405 MACRO

406 PTTABLE

407 **GBLA** **&TNUM**

408 **LCLA** **&CUR**

409 &CUR SETA 1

410 . *

411 TTABLE DS OF

412 . LOOP ANOP

413 . *

414	DC	A(T&CUR)	address of test
-----	----	----------	-----------------

415 . *

416 &CUR SETA &CUR+1

```
417      AIF (&CUR LE &TNUM). LOOP
```

418 *

419	DC	A(0)	END OF TABLE
-----	----	------	--------------

420 DC A(0)

421 . *

422 MEND

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				424 *****
				425 * E6 VRS_D tests
				426 *****
00001110		00000000	000013DF	427 ZVE6TST CSECT ,
				428 DS 0F
				430 PRINT DATA
				431 *
				432 * E63F VECTOR STORE RIGHTMDST WITH LENGTH (reg)
				433 *
				434 * VRS_D instr, l2
				435 * followed by
				436 * v1 - 16 byte expected result
				437 * source - 16 byte source from which to get
				438 * L2+1 (up to 16) bytes
				439
				440 * -----
				441 *VSTRLR - VECTOR STORE RIGHTMDST WITH LENGTH (reg)
				442 * -----
				443 * VSTRLR simple
				444
				445 VRS_D VSTRLR, 0 1-byte
00001110				446+ DS 0FD
00001110		00001110		447+ USING *, R5 base for test data and test routine
00001110	00001130			448+T1 DC A(X1) address of test routine
00001114	0001			449+ DC H' 1' test number
00001116	00			450+ DC X' 00'
00001117	00			451+ DC X' 00'
00001118	00000000			452+ DC F' 0' l2
0000111C	0000115C			453+EA2_1 DC A(RE1+16) addr of 16-byte source
00001120	E5E2E3D9 D3D94040			454+ DC CL8' VSTRLR' instruction name
00001128	00000010			455+ DC A(16) result length
0000112C	0000114C			456+REA1 DC A(RE1) result address
				457+* INSTRUCTION UNDER TEST ROUTINE
00001130				458+X1 DS 0F
00001130	5810 5008		00000008	459+ L R1, L2 get number of bytes to load / store
00001134	5820 500C		0000000C	460+ L R2, EADDR get address of source
00001138	E601 2000 1037		00000000	461+ VLRLR V1, R1, 0(R2) load some bytes
0000113E	5810 5008		00000008	462+ L R1, L2 get number of bytes to store
00001142	E601 8EA0 103F		000010A0	463+ VSTRLR V1, R1, V1OUTPUT test instruction
00001148	07FB			464+ BR R11 return
0000114C				465+RE1 DC 0F
0000114C				466+ DROP R5
0000114C	22BBBBBB BBBBBBBB			467 DC XL16' 22BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB' V1
00001154	BBBBBBBB BBBBBBBB			
0000115C	22000000 00000000			468 DC XL16' 220000000000000000000000000023C' source
00001164	00000000 0000023C			
				469
				470 VRS_D VSTRLR, 1
00001170				471+ DS 0FD
00001170		00001170		472+ USING *, R5 base for test data and test routine
00001170	00001190			473+T2 DC A(X2) address of test routine
00001174	0002			474+ DC H' 2' test number
00001176	00			475+ DC X' 00'
00001177	00			476+ DC X' 00'

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001178	00000001			477+	DC	F' 1'	12
0000117C	000011BC			478+EA2_2	DC	A(RE2+16)	addr of 16-byte source
00001180	E5E2E3D9 D3D94040			479+	DC	CL8' VSTRLR'	instruction name
00001188	00000010			480+	DC	A(16)	result length
0000118C	000011AC			481+REA2	DC	A(RE2)	result address
				482+*			INSTRUCTION UNDER TEST ROUTINE
00001190				483+X2	DS	OF	
00001190	5810 5008		00000008	484+	L	R1, L2	get number of bytes to load / store
00001194	5820 500C		0000000C	485+	L	R2, EADDR	get address of source
00001198	E601 2000 1037		00000000	486+	VLRLR	V1, R1, 0(R2)	load some bytes
0000119E	5810 5008		00000008	487+	L	R1, L2	get number of bytes to store
000011A2	E601 8EA0 103F		000010A0	488+	VSTRLR	V1, R1, V10UTPUT	test instruction
000011A8	07FB			489+	BR	R11	return
000011AC				490+RE2	DC	OF	
000011AC				491+	DROP	R5	
000011AC	2233BBBB BBBB BBBB			492	DC	XL16' 2233BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB'	V1
000011B4	BBBBBBBB BBBB BBBB						
000011BC	22330000 00000000			493	DC	XL16' 2233000000000000000000000000023C'	source
000011C4	00000000 0000023C						
				494			
000011D0				495	VRS_D	VSTRLR, 5	
000011D0		000011D0		496+	DS	OFD	
000011D0	000011F0			497+	USING	*, R5	base for test data and test routine
000011D4	0003			498+T3	DC	A(X3)	address of test routine
000011D6	00			499+	DC	H' 3'	test number
000011D7	00			500+	DC	X' 00'	
000011D8	00000005			501+	DC	X' 00'	
000011DC	0000121C			502+	DC	F' 5'	12
000011E0	E5E2E3D9 D3D94040			503+EA2_3	DC	A(RE3+16)	addr of 16-byte source
000011E8	00000010			504+	DC	CL8' VSTRLR'	instruction name
000011EC	0000120C			505+	DC	A(16)	result length
				506+REA3	DC	A(RE3)	result address
				507+*			INSTRUCTION UNDER TEST ROUTINE
000011F0				508+X3	DS	OF	
000011F0	5810 5008		00000008	509+	L	R1, L2	get number of bytes to load / store
000011F4	5820 500C		0000000C	510+	L	R2, EADDR	get address of source
000011F8	E601 2000 1037		00000000	511+	VLRLR	V1, R1, 0(R2)	load some bytes
000011FE	5810 5008		00000008	512+	L	R1, L2	get number of bytes to store
00001202	E601 8EA0 103F		000010A0	513+	VSTRLR	V1, R1, V10UTPUT	test instruction
00001208	07FB			514+	BR	R11	return
0000120C				515+RE3	DC	OF	
0000120C				516+	DROP	R5	
0000120C	22334455 6677BBBB			517	DC	XL16' 223344556677BBBBBBBBBBBBBBBBBBBB'	V1
00001214	BBBBBBBB BBBB BBBB						
0000121C	22334455 66778800			518	DC	XL16' 2233445566778800000000000000023C'	source
00001224	00000000 0000023C						
				519			
00001230				520	VRS_D	VSTRLR, 14	
00001230		00001230		521+	DS	OFD	
00001230	00001250			522+	USING	*, R5	base for test data and test routine
00001234	0004			523+T4	DC	A(X4)	address of test routine
00001236	00			524+	DC	H' 4'	test number
00001237	00			525+	DC	X' 00'	
00001238	0000000E			526+	DC	X' 00'	
0000123C	0000127C			527+	DC	F' 14'	12
				528+EA2_4	DC	A(RE4+16)	addr of 16-byte source

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001240	E5E2E3D9 D3D94040			529+	DC	CL8' VSTRLR'	instruction name
00001248	00000010			530+	DC	A(16)	result length
0000124C	0000126C			531+REA4	DC	A(RE4)	result address
				532+*			INSTRUCTION UNDER TEST ROUTINE
00001250				533+X4	DS	0F	
00001250	5810 5008		00000008	534+	L	R1, L2	get number of bytes to load / store
00001254	5820 500C		0000000C	535+	L	R2, EADDR	get address of source
00001258	E601 2000 1037		00000000	536+	VLRLR	V1, R1, 0(R2)	load some bytes
0000125E	5810 5008		00000008	537+	L	R1, L2	get number of bytes to store
00001262	E601 8EA0 103F		000010A0	538+	VSTRLR	V1, R1, V10UTPUT	test instruction
00001268	07FB			539+	BR	R11	return
0000126C				540+RE4	DC	0F	
0000126C				541+	DROP	R5	
0000126C	22334455 66778800			542	DC	XL16' 2233445566778800000000000000002BB'	V1
00001274	00000000 000002BB						
0000127C	22334455 66778800			543	DC	XL16' 22334455667788000000000000000023C'	source
00001284	00000000 0000023C						
				544			
00001290				545	VRS_D	VSTRLR, 15	
00001290		00001290		546+	DS	0FD	
00001290	000012B0			547+	USING	*, R5	base for test data and test routine
00001294	0005			548+T5	DC	A(X5)	address of test routine
00001294	0005			549+	DC	H' 5'	test number
00001296	00			550+	DC	X' 00'	
00001297	00			551+	DC	X' 00'	
00001298	0000000F			552+	DC	F' 15'	12
0000129C	000012DC			553+EA2_5	DC	A(RE5+16)	addr of 16-byte source
000012A0	E5E2E3D9 D3D94040			554+	DC	CL8' VSTRLR'	instruction name
000012A8	00000010			555+	DC	A(16)	result length
000012AC	000012CC			556+REA5	DC	A(RE5)	result address
				557+*			INSTRUCTION UNDER TEST ROUTINE
000012B0				558+X5	DS	0F	
000012B0	5810 5008		00000008	559+	L	R1, L2	get number of bytes to load / store
000012B4	5820 500C		0000000C	560+	L	R2, EADDR	get address of source
000012B8	E601 2000 1037		00000000	561+	VLRLR	V1, R1, 0(R2)	load some bytes
000012BE	5810 5008		00000008	562+	L	R1, L2	get number of bytes to store
000012C2	E601 8EA0 103F		000010A0	563+	VSTRLR	V1, R1, V10UTPUT	test instruction
000012C8	07FB			564+	BR	R11	return
000012CC				565+RE5	DC	0F	
000012CC				566+	DROP	R5	
000012CC	22334455 66778800			567	DC	XL16' 22334455667788000000000000000023C'	V1
000012D4	00000000 0000023C						
000012DC	22334455 66778800			568	DC	XL16' 22334455667788000000000000000023C'	source
000012E4	00000000 0000023C						
				569			
000012F0				570	VRS_D	VSTRLR, 32	check r3>15
000012F0		000012F0		571+	DS	0FD	
000012F0	00001310			572+	USING	*, R5	base for test data and test routine
000012F4	0006			573+T6	DC	A(X6)	address of test routine
000012F4	0006			574+	DC	H' 6'	test number
000012F6	00			575+	DC	X' 00'	
000012F7	00			576+	DC	X' 00'	
000012F8	00000020			577+	DC	F' 32'	12
000012FC	0000133C			578+EA2_6	DC	A(RE6+16)	addr of 16-byte source
00001300	E5E2E3D9 D3D94040			579+	DC	CL8' VSTRLR'	instruction name
00001308	00000010			580+	DC	A(16)	result length

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000130C	0000132C			581+REA6	DC	A(RE6)	result address
				582+*			INSTRUCTION UNDER TEST ROUTINE
00001310				583+X6	DS	0F	
00001310	5810 5008		00000008	584+	L	R1, L2	get number of bytes to load / store
00001314	5820 500C		0000000C	585+	L	R2, EADDR	get address of source
00001318	E601 2000 1037		00000000	586+	VLRLR	V1, R1, 0(R2)	load some bytes
0000131E	5810 5008		00000008	587+	L	R1, L2	get number of bytes to store
00001322	E601 8EA0 103F		000010A0	588+	VSTRLR	V1, R1, V10UTPUT	test instruction
00001328	07FB			589+	BR	R11	return
0000132C				590+RE6	DC	0F	
0000132C				591+	DROP	R5	
0000132C	22334455 66778800			592	DC	XL16' 22334455667788000000000000000023C'	V1
00001334	00000000 0000023C						
0000133C	22334455 66778800			593	DC	XL16' 22334455667788000000000000000023C'	source
00001344	00000000 0000023C						
				594			
				595	VRS_D	VSTRLR, 999	check r3>15
00001350				596+	DS	0FD	
00001350		00001350		597+	USING	*, R5	base for test data and test routine
00001350	00001370			598+T7	DC	A(X7)	address of test routine
00001354	0007			599+	DC	H' 7'	test number
00001356	00			600+	DC	X' 00'	
00001357	00			601+	DC	X' 00'	
00001358	000003E7			602+	DC	F' 999'	12
0000135C	0000139C			603+EA2_7	DC	A(RE7+16)	addr of 16-byte source
00001360	E5E2E3D9 D3D94040			604+	DC	CL8' VSTRLR'	instruction name
00001368	00000010			605+	DC	A(16)	result length
0000136C	0000138C			606+REA7	DC	A(RE7)	result address
				607+*			INSTRUCTION UNDER TEST ROUTINE
00001370				608+X7	DS	0F	
00001370	5810 5008		00000008	609+	L	R1, L2	get number of bytes to load / store
00001374	5820 500C		0000000C	610+	L	R2, EADDR	get address of source
00001378	E601 2000 1037		00000000	611+	VLRLR	V1, R1, 0(R2)	load some bytes
0000137E	5810 5008		00000008	612+	L	R1, L2	get number of bytes to store
00001382	E601 8EA0 103F		000010A0	613+	VSTRLR	V1, R1, V10UTPUT	test instruction
00001388	07FB			614+	BR	R11	return
0000138C				615+RE7	DC	0F	
0000138C				616+	DROP	R5	
0000138C	99334455 66778800			617	DC	XL16' 99334455667788000000000000009023C'	V1
00001394	00000000 0009023C						
0000139C	99334455 66778800			618	DC	XL16' 99334455667788000000000000009023C'	source
000013A4	00000000 0009023C						
				619			
000013AC	00000000			620	DC	F' 0'	END OF TABLE
000013B0	00000000			621	DC	F' 0'	
				622 *			
				623 *	table of pointers to individual load test		
				624 *			
000013B4				625 E6TESTS	DS	0F	
				626	PTTABLE		
000013B4				627+TTABLE	DS	0F	
000013B4	00001110			628+	DC	A(T1)	address of test
000013B8	00001170			629+	DC	A(T2)	address of test
000013BC	000011D0			630+	DC	A(T3)	address of test
000013C0	00001230			631+	DC	A(T4)	address of test
000013C4	00001290			632+	DC	A(T5)	address of test

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				642	*****
				643	* Register equates
				644	*****
		00000000	00000001	646 R0	EQU 0
		00000001	00000001	647 R1	EQU 1
		00000002	00000001	648 R2	EQU 2
		00000003	00000001	649 R3	EQU 3
		00000004	00000001	650 R4	EQU 4
		00000005	00000001	651 R5	EQU 5
		00000006	00000001	652 R6	EQU 6
		00000007	00000001	653 R7	EQU 7
		00000008	00000001	654 R8	EQU 8
		00000009	00000001	655 R9	EQU 9
		0000000A	00000001	656 R10	EQU 10
		0000000B	00000001	657 R11	EQU 11
		0000000C	00000001	658 R12	EQU 12
		0000000D	00000001	659 R13	EQU 13
		0000000E	00000001	660 R14	EQU 14
		0000000F	00000001	661 R15	EQU 15
				663	*****
				664	* Register equates
				665	*****
		00000000	00000001	667 V0	EQU 0
		00000001	00000001	668 V1	EQU 1
		00000002	00000001	669 V2	EQU 2
		00000003	00000001	670 V3	EQU 3
		00000004	00000001	671 V4	EQU 4
		00000005	00000001	672 V5	EQU 5
		00000006	00000001	673 V6	EQU 6
		00000007	00000001	674 V7	EQU 7
		00000008	00000001	675 V8	EQU 8
		00000009	00000001	676 V9	EQU 9
		0000000A	00000001	677 V10	EQU 10
		0000000B	00000001	678 V11	EQU 11
		0000000C	00000001	679 V12	EQU 12
		0000000D	00000001	680 V13	EQU 13
		0000000E	00000001	681 V14	EQU 14
		0000000F	00000001	682 V15	EQU 15
		00000010	00000001	683 V16	EQU 16
		00000011	00000001	684 V17	EQU 17
		00000012	00000001	685 V18	EQU 18
		00000013	00000001	686 V19	EQU 19
		00000014	00000001	687 V20	EQU 20
		00000015	00000001	688 V21	EQU 21

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image Region CSECT	IMAGE	5088	0000-13DF	0000-13DF
		5088	0000-13DF	0000-13DF
	ZVE6TST	5088	0000-13DF	0000-13DF

STMT	FILE NAME
------	-----------

1	/devstor/dev/tests/zvector-e6-09-VSTRLR.asm
---	---

**** NO ERRORS FOUND ****