```
ASMA Ver. 0.7.0 zvector-e6-01-loads (Zvector E6 VRX loads)
                                                                                                  18 Jun 2024 18: 56: 54 Page
                                                                                                                                 1
 L<sub>O</sub>C
            OBJECT CODE
                              ADDR1
                                        ADDR2
                                                 STM
                                                               Zvector E6 instruction tests for VRX encoded:
                                                               E601 VLEBRH - VECTOR LOAD BYTE REVERSED ELEMENT (16)
                                                               E602 VLEBRG - VECTOR LOAD BYTE REVERSED ELEMENT (64)
                                                               E603 VLEBRF - VECTOR LOAD BYTE REVERSED ELEMENT (32)
                                                               E604 VLLEBRZ - VECTOR LOAD BYTE REVERSED ELEMENT AND ZERO
                                                               E605 VLBRREP - VECTOR LOAD BYTE REVERSED ELEMENT AND REPLICATE
                                                   10
                                                   11 *
                                                               E606 VLBR
                                                                           - VECTOR LOAD BYTE REVERSED ELEMENTS
                                                   12 *
                                                               E607 VLER
                                                                           - VECTOR LOAD ELEMENTS REVERSED
                                                   13 *
                                                               James Wekel June 2024
                                                   18 *
                                                   19 *
                                                               basic instruction tests
                                                   20 *
                                                   This program tests proper functioning of the z/arch E6 VRX vector
                                                         load instructions. Exceptions are not tested.
                                                         PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
                                                         obvious coding errors. None of the tests are thorough. They are
                                                   26
                                                         NOT designed to test all aspects of any of the instructions.
                                                   28
                                                   29
                                                   30
                                                           *Testcase VECTOR E6 VRX load instructions
                                                   33
                                                               Zvector E6 instruction tests for VRX encoded:
                                                   34
                                                   35 *
                                                               E601 VLEBRH - VECTOR LOAD BYTE REVERSED ELEMENT (16)
                                                               E602 VLEBRG - VECTOR LOAD BYTE REVERSED ELEMENT (64)
                                                   36 *
                                                   37 *
                                                               E603 VLEBRF - VECTOR LOAD BYTE REVERSED ELEMENT (32)
                                                               E604 VLLEBRZ - VECTOR LOAD BYTE REVERSED ELEMENT AND ZERO
                                                   38
                                                   39
                                                               E605 VLBRREP - VECTOR LOAD BYTE REVERSED ELEMENT AND REPLICATE
                                                   40
                                                               E606 VLBR
                                                                           - VECTOR LOAD BYTE REVERSED ELEMENTS
                                                                           - VECTOR LOAD ELEMENTS REVERSED
                                                   41 *
                                                               E607 VLER
                                                   42 *
                                                   43 *
                                                   44
                                                               # This tests only the basic function of the instruction.
                                                   45
                                                                 Exceptions are NOT tested.
                                                   46
                                                   47 *
                                                   48 *
                                                           mainsize
                                                                       2
                                                                       1
                                                   49 *
                                                           numcpu
                                                   50 *
                                                           syscl ear
                                                   51 *
                                                           archl vl
                                                                       z/Arch
                                                   52 *
                                                   53 *
                                                           loadcore
                                                                       "$(testpath)/zvector-e6-01-loads.core" 0x0
                                                   54 *
                                                   55 *
                                                           di ag8cmd
                                                                                # (needed for messages to Hercules console)
                                                                       enabl e
                                                   56 *
                                                           runtest
```

LOC	OBJECT CODE	ADDR1	ADDR2	STM								
				57 * di 58 *	Oone	di sabl e	# (reset	back to	default) *******	******	****	

SMA Ver.	0. 7. 0 zvector	-e6-01-loads (Z	vector E6	VRX 1	oads)			18 Jun 2024 18: 56: 54 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				119	******** * *****	Low co	ore PSWs	***********
000000		0000000 0000000	0000169F	122 123 124		START USI NG	0 ZVE6TST, RO	Low core addressability
		00000140	0000000		SVOLDPSW	EQU	ZVE6TST+X' 140'	z/Arch Supervisor call old PSW
0000000 00001A0 00001A8	00000001 80000 00000000 00000		000001A0	127 128 129		ORG DC DC	ZVE6TST+X' 1A0' X' 0000000180000000' AD(BEGIN)	z/Architecure RESTART PSW
00001B0		000001B0	000001D0	131		ORG	ZVE6TST+X' 1D0'	z/Architecure PROGRAM CHECK PSW
00001D0 00001D8	00020001 80000 00000000 0000D			132 133		DC DC	X' 0002000180000000' AD(X' DEAD')	
00001E0		000001E0	00000200	135		ORG	ZVE6TST+X' 200'	Start of actual test program

	0. 7. 0 zvector- e6- (`		•			18 Jun 2024 18: 56: 54 Page
.0C	OBJECT CODE	ADDR1	ADDR2	STMT			
				137	***		************
				138 ******* 139 *	***	The actual "7VI	
				140 ******	****	*********	EGTST" program itself
				141 *			
					tectur	e Mode: z/Arch	
				143 * 144 * Archi	tectur	e Mode: z/Arch	
				145 * Regis	ter Us		
				146 *		1)	
				147 * R0 148 * R1-4		work) work)	
				149 * R5	•		able - current test base
				150 * R6-R	27 (1	work)	
				151 * R8 152 * R9		irst base registe econd base regist	
				152 * R9		hird base registe	
				154 * R11	E	6TEST call returr	
				155 * R12 156 * R13		6TESTS register work)	
				150 · R15		work) ubroutine call	
				158 * R15		econdary Subrouti	ne call or work
				159 * 160 ******	****	******	************
000200		00000200		162	IIST NC	BEGIN, R8	FIRST Base Register
000200		00001200		163	USING		SECOND Base Register
000200		00002200		164	USI NG		
000200	0580			165 166 BEGIN	BALR	RQ O	Initalize FIRST base register
000202	0680			167	BCTR		Initalize FIRST base register
000204	0680			168	BCTR	R8, 0	Initalize FIRST base register
000206	4190 8800		00000800	169 170	LA	R9, 2048(, R8)	Initalize SECOND base register
00020A	4190 9800		00000800	171	LA	R9, 2048(, R9)	Initalize SECOND base register
	4440 0000		0000000	172			
00020E 000212	41A0 9800 41A0 A800		00000800 00000800	173 174	LA LA	R10, 2048(, R9) R10, 2048(, R10)	Initalize THIRD base register Initalize THIRD base register
,000&1&	TINU NOUU		0000000	175	LA	MIU, 2040(, MIU)	Im carrie im wo base regreter
0000216	B600 82A4		000004A4	176		RO, RO, CTLRO	Store CRO to enable AFP
000021A 000021E	9604 82A5 9602 82A5		000004A5 000004A5	177 178	0I 0I	CTLR0+1, X' 04' CTLR0+1, X' 02'	Turn on AFP bit Turn on Vector bit
000212	B700 82A4		000004A3	179	LCTL		Reload updated CRO
				180			•
				-			**************************************
				183 ******	******	nancenencs lacill ***************	ty 2 installed (bit 148 ***********************************
				184			
1000996	ATEN RADO		OOOOOO	185			nancements facility 2'
0000226	47F0 80B8		000002B8	186+ 187+*	В	X0001	Fcheck data area
				188+*			skip messgae
000022A	40404040 40404040 E7070040 0000000			189+SKT0001	DC		ping tests: '
0000244	E58583A3 96996085			190+	DC		ements facility 2'
000262	40868183 899389A3			191+	DC	(" facility (bit	: 148) is not installed.'

ASMA Ver.	0. 7. 0 zvector-e6-0	1-loads (Z	vector E6	VRX loads)			18 Jun 2024 18: 56: 54 Page 6
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
00000288	00000000 00000000			193+* 194+	DS	FD	facility bits gap
00000290 000002B0	00000000 00000000 00000000 00000000			195+FB0001 196+ 197+*	DS DS	4FD FD	gap
000002B8 000002BC	4100 0004 B2B0 8090	000002B8	00000001 00000004 00000290	198+X0001 199+ 200+		* R0, ((X0001-FB0001)/8)-1 FB0001	get facility bits
000002C0 000002C4 000002C8	B982 0000 4300 80A2 5400 82AC		000002A2 000004AC	201+ 202+ 203+	XGR I C N	RO, RO RO, FB0001+18 RO, =F' 8'	get fbit byte is bit set?
000002CC	4770 80E0		000002E0		BNZ ty bit	xC0001 not set, issue message	and exit
000002D0 000002D4	4100 005D 4110 802A		0000005D 0000022A	207+* 208+ 209+	LA LA	RO, SKL0001 R1, SKT0001	message length message address
000002D8 000002DC	4520 81C0 47F0 8288	000002E0	000003C0 00000488 00000001	210+ 211+ 212+XC0001	BAL B EQU	R2, MSG E0J *	

ASMA Ver.	0. 7. 0 zvector-e6-0	1-loads (Zvector	E6 VRX loads)			18 Jun 2024 18: 56: 54 Page 10
LOC	OBJECT CODE	ADDR1 ADDR2	STMT			
			313 ******* 314 * 315 * 316 *****		R2 = return address	**************************************
000003C0 000003C4	4900 82B8 07D2	000004	B8 318 MSG 319	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
000003C6	9002 81FC	000003	FC 321	STM	RO, R2, MSGSAVE	Save registers
	4900 82BA 47D0 81D6 4100 005F	000004 000003 000000	D6 324	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
000003D6 000003D8 000003DA	1820 0620 4420 8208	000004	327 MSGOK 328 08 329	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
	4120 200A 4110 820E	000000 000004		LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
	83120008 4780 81F6	000003		DC BZ	X' 83' , X' 12' , X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
000003EE 000003F0	1222 4780 81F6	000003		LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
000003F4	0000		339 340	DC	Н' О'	CRASH for debugging purposes
000003F6 000003FA	9802 81FC 07F2	000003	FC 342 MSGRET 343	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
	00000000 00000000 D200 8217 1000	00000417 000000	345 MSGSAVE 00 346 MSGMVC	E DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
	D4E2C7D5 D6C8405C 40404040 40404040		348 MSGCMD 349 MSGMSG 350	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector-e6-0	1-loads (Zvector E6	VRX loads)		18 J	un 2024 18: 56: 54	Page 11
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				352 ******* 353 * 354 ******	**************************************	**************************************	**************************************	
00000478	00020001 80000000			356 EOJPSW	DC OD' O',	X' 0002000180000000' , AD(0)		
00000488	B2B2 8278		00000478	358 ЕОЈ	LPSWE EOJPSW	Normal comple	tion	
00000490	00020001 80000000			360 FAILPSW	DC OD' O',	X' 0002000180000000' , AD(X' BAD	')	
000004A0	B2B2 8290		00000490	362 FAILTEST	T LPSWE FAILPS	W Abnormal term	i nati on	
				364 ******* 365 * 366 ******	**************************************	**************************************	*********************	****
000004A4	00000000			368 CTLR0	DS F	CRO		
	00000000			369	DS F	 -		
	00000008 00001620			371 372 373	LTORG , =F' 8' =A(E6T	Literals pool ESTS)		
000004B8	00000001 0000 005F			374 375 376	=F' 1' =H' 0'	' MSGMSG)		
				377 378 * 379	some constan			
		00000400 00001000 00010000	00000001	380 K 381 PAGE 382 K64	EQU 1024 EQU (4*K) EQU (64*K)	One KB Size of one page 64 KB		
		00100000		383 MB 384	EQU (K*K)	1 MB	attam	
		AABBCCDI 000000DI		385 REG2PAT 386 REG2LOW	F EQU X' AABB EQU	CCDD' Polluted Register particle X'DD' (last byte above)	actern	

ASMA Ver.	0. 7. 0 zvector-e6-0	01-loads (Z	vector E6	VRX load	ds)			18 Jun 2024 18: 56: 54 Page	13
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				428 *]	E6TEST	Γ DSECT	**************	
00000000 0000004 0000006 0000007	00000000 0000 00 00			431 E6 432 T5 433 TN 434 435 M	SUB 1 NUM 1	DC DC	, A(0) H' 00' X' 00' X' 00'	pointer to test Test Number MB used	
00000007 00000008 00000010 00000014	40404040 40404040 00000000 00000000			436 437 OI 438 RI 439 RI	PNAME] ELEN]	DC	CL8' ' A(0) A(0)	E6 name result length result address	
				440 441 * 442 * 443 * 444 *		fol l ov	routine will be wed by EXPECTED RESULT	here (from VRX macro)	
000010D4		00000000	0000169F	446 ZV 447		CSECT DS	о́F		
				449 ** 450 * 451 **	******** Mac : *****	***** ros to ****	**************************************	**************************************	
				455 * 456 457 458 .* 459 .*	*	MACRO	erate individua &INST, &M3	l test &INST - VRX instruction under test &MB - m3 field	
				460 461 462 &7 463 464	TNUM S	SETA	&TNUM &TNUM+1 OFD		
				465 466 467 T8 468 469	• TNUM 1	USI NG DC DC		base for test data and test routine address of test routine test number	
				470 471 472 473 RI 474 .*]]] EA&TNUM *	DC DC DC	X' &MB' CL8' &INST' A(16) A(RE&TNUM)	MB instruction name result length result address	
				475 * 476 X8 477	&TNUM]		OF V1, V1INPUT, &MB	test instruction	

LOC	OBJECT CODE	ADDR1	ADDR2	STM					
200	020201 0022	ADDIVI	IIDDIVA			DD	D11		
				478 479		BR	R11	return	
				480 481	RE&TNUM	DC	0F	xl16 result	
				482		DROP	R5		
				483		MEND			
				485	*	t a	onata tabla a	f nointona to individual toata	
				486 487	*			f pointers to individual tests	
				488 489		MACRO PTTAB) IF		
				490		GBLA	&TNUM		
				491 492	&CUR	LCLA SETA	&CUR 1		
				493	*				
				495	TTABLE . LOOP	DS ANOP	OF		
				496 497	*		A (TeClid)	TEST &CUR	
				498	*	DC	A(T&CUR)	TEST &CUR	
				499 500	&CUR	SETA AI F	&CUR+1 (&CUR LE &TN	IIM LOOP	
				501	*				
				502 503		DC DC	A(0) A(0)	END OF TABLE	
				504	*		11(0)		
				505		MEND			

	0. 7. 0 zvector- e6-0	•					18 Jun 2024 18: 56: 54 Page	15
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				507 ******* 508 *		**************************************	************	
				509 ******	*******	******	***********	
				510 511 *		VLEBRH - VECTOR 1	LOAD BYTE REVERSED ELEMENT (16)	
				512 * 513 *			LOAD BYTE REVERSED ELEMENT (64) LOAD BYTE REVERSED ELEMENT (32)	
				514 *	E604 V	VLLEBRZ - VECTOR	LOAD BYTE REVERSED ELEMENT AND ZERO	
				515 * 516 *	E606 V	VLBR - VECTOR 1	LOAD BYTE REVERSED ELEMENT AND REPLICATE LOAD BYTE REVERSED ELEMENTS	
				517 * 518	E607 V	VLER - VECTOR	LOAD ELEMENTS REVERSED	
				519 *		instruction, m3		
				520 * 521 *			yte expected result	
				522 * VLEBE 523 *	RH - VE(CTOR LOAD BYTE RE	VERSED ELEMENT (16)	
00010D0				524 525+	VRX	VLEBRH, O OFD		
00010D8 00010D8		000010D8		526 +	USING	*, R 5	base for test data and test routine	
00010D8 00010DC	000010F0 0001			527+T1 528+		A(X1) H' 1'	address of test routine test number	
00010DE	00			529 +	DC	X' 00'		
00010E0	E5D3C5C2 D9C84040			530+ 531+	DC	X' 0' CL8' VLEBRH'	MB instruction name	
00010E8 00010EC	00000010 000010F8			532+ 533+REA1		A(16) A(RE1)	result length result address	
	00001010			534 +*			resure address	
00010F0 00010F0	E610 8EB4 0001		000010B4	535+X1 536+	VLEBRI	OF H V1, V1INPUT, O	test instruction	
00010F6 00010F8	07FB			537+ 538+RE1	BR DC	R11 OF	return xl16 result	
00010F8	0100EEEE EEEEEEE			539 +	DROP	R5		
	0100FFFF FFFFFFFF FFFFFFFF FFFFFFFF			540	DC	XL16 U100FFFFFF	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	
				541 542	VRX	VLEBRH, 1		
0001108		00001100		543 +	DS	OFD	have for took data and took neutine	
$0001108 \\ 0001108$	00001120	00001108		544+ 545+T2	USI NG DC	A(X2)	base for test data and test routine address of test routine	
000110C 000110E	0002			546+ 547+		H' 2' X' 00'	test number	
000110F	01			548 +	DC	X' 1'	MB	
0001118	E5D3C5C2 D9C84040 00000010			549+ 550+	DC	CL8' VLEBRH' A(16)	instruction name result length	
000111C	00001128			551+REA2 552+*	DC	A(RE2)	result address	
0001120	EC10 OED4 1001		00001004	553+X2		OF	test instruction	
0001120 0001126	E610 8EB4 1001 07FB		000010B4	554+ 555+	BR	H V1, V1INPUT, 1 R <u>1</u> 1	test instruction return	
0001128 0001128				556+ RE2 557+		OF R5	xl16 result	
0001128	FFFF0100 FFFFFFFF			558			FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	
0001130	FFFFFFFF FFFFFFFF			559				
				560	VRX	VLEBRH, 2		

LOC	OBJECT CODE	E ADDR1	ADDR2	STMT			
001138				561 +	DS	OFD	
001138		00001138		562 +	USING	*, R5	base for test data and test routine
01138	00001150			563+T3	DC	A(X3)	address of test routine
0113C	0003			564 +	DC	H' 3'	test number
0113E	00			565+	DC	X' 00'	cese number
0113E 0113F	02			566+		X' 2'	MB
		1040					
01140	E5D3C5C2 D9C84	1040		567+	DC	CL8' VLEBRH'	instruction name
01148	00000010			568+	DC	A(16)	result length
0114C	00001158			569+REA3 570+*	DC	A(RE3)	result address
01150				570+ 571+X3	DS	0F	
01150	E010 OEB4 0001		00001004				
001150	E610 8EB4 2001	L	000010B4	572+		H V1, V1INPUT, 2	test instruction
001156	07FB			573+	BR	R11	return
001158				574+RE3	DC	0F	xl16 result
001158				575 +	DROP	R5	
01158	FFFFFFFF 0100F	FFFF		576	DC	XL16' FFFFFFFF010	OFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
01160	FFFFFFF FFFF						
				577 578	VRX	VLEBRH, 3	
01168				579+	DS	OFD	
01168		00001168		580+	USING		base for test data and test routine
001168	00001180	00001100		581+T4	DC	A(X4)	address of test routine
				581+14 582+		H' 4'	
0116C	0004				DC		test number
0116E	00			583+	DC	X' 00'	10
0116F	03			584+	DC	X' 3'	MB
001170	E5D3C5C2 D9C84	1040		585 +	DC	CL8' VLEBRH'	instruction name
01178	00000010			586 +	DC	A(16)	result length
0117C	00001188			587+REA4	DC	A(RE4)	result address
01180				588+* 589+X4	DS	0F	
	EG10 OED4 2001		00001004				tost instruction
001180	E610 8EB4 3001		000010B4	590+		H V1, V1INPUT, 3	test instruction
001186	07FB			591+	BR	R11	return
01188				592+RE4	DC	0F	xl16 result
01188				59 3+	DROP		
001188	FFFFFFFF FFFFC	0100		594	DC	XL16' FFFFFFFFFFF	F0100FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
	FFFFFFFF FFFF						
				595			
				596		VLEBRH, 4	
001198				597 +	DS	OFD	
01198		00001198		598 +	USING		base for test data and test routine
01198	000011B0			599+T5		A(X5)	address of test routine
0119C	0005			600+	DC	H' 5'	test number
0119E	0003			601+		X' 00'	cose number
0119E 00119F	00 04			602+		X' 4'	MB
		1040					
0011A0	E5D3C5C2 D9C84	1040		603+	DC	CL8' VLEBRH'	instruction name
011A8	00000010			604+	DC	A(16)	result length
011AC	000011B8			605+REA5	DC	A(RE5)	result address
				606+*			
0011B0				607+X5	DS	0F	
0011B0	E610 8EB4 4001		000010B4	608+		H V1, V1INPUT, 4	test instruction
0011B6	07FB			609+	BR	R11	return
011B0 0011B8	011 <i>D</i>			610+RE5	DC	OF	xl16 result
011B8				611+		R5	ALIU LESULU
		7171717					
0011B8	FFFFFFFF FFFFF			612	DC	ALIO FFFFFFFFF	FFFFF0100FFFFFFFFFFFFFFF
0011C0	0100FFFF FFFFF	rrr					
OTICO				613			

FFFFFFF FFFF0100

720+*

DC

DC

A(16)

A(RE14)

result length

result address

772+

773+REA14

00001358

0000135C

00000010

824+T17

825+

826 +

DC

DC

DC

A(X17)

H' 17'

X' 00'

address of test routine

test number

000013D8

000013DC

000013DE

000013F0

0011

VRX

DS

VLBRREP, 2

OFD

878

879 +

ASMA Ver.	0. 7. 0 zvector-e6-0	1-loads (Z	vector E6	VRX loads)			18 Jun 2024 18: 56: 54 Page 22
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
00001468		00001468		880+	USING	*. R 5	base for test data and test routine
00001468	00001480	00001100		881+T20	DC	A(X20)	address of test routine
0000146C	0014			882+	DC	H' 20'	test number
0000146E	00			883+	DC	X' 00'	0000 11411001
0000146F	02			884+	DC	X' 2'	MB
00001470	E5D3C2D9 D9C5D740			885+	DC	CL8' VLBRREP'	instruction name
00001478	0000010			886+	DC	A(16)	result length
0000147C	00001488			887+REA20	DC	A(RE20)	result address
				888+*			
00001480				889+X20	DS	OF	
00001480	E610 8EB4 2005		000010B4	890 +	VLBRR1	EP V1, V1INPUT, 2	test instruction
00001486	07FB			891+	BR	R11	return
00001488				892+RE20	DC	0F	xl16 result
00001488	00000100 00000100			893+	DROP		04400000400004004
$00001488 \\ 00001490$	03020100 03020100 03020100 03020100			894	DC	XL16' 030201000302	01000302010003020100'
				895			
				896	VRX	VLBRREP, 3	
00001498		00001105		897+	DS	OFD	
00001498	00004.470	00001498		898+	USING		base for test data and test routine
00001498	000014B0			899+T21	DC	A(X21)	address of test routine
0000149C	0015			900+	DC	H' 21'	test number
0000149E	00			901+	DC	X' 00'	10
0000149F	03			902+	DC	X' 3'	MB
000014A0 000014A8	E5D3C2D9 D9C5D740 00000010			903+ 904+	DC DC	CL8' VLBRREP' A(16)	instruction name
000014A8 000014AC	0000010 000014B8			904+ 905+REA21	DC	A(RE21)	result length result address
000014AC	00001408			905+ REA 21 906+*	DC	A(RE21)	resurt address
000014B0				907+X21	DS	0F	
000014B0	E610 8EB4 3005		000010B4	908+		EP V1, V1INPUT, 3	test instruction
000011B6	07FB		00001021	909+	BR	R11	return
000014B8	0.12			910+RE21	DC	0F	xl16 result
000014B8				911+	DROP	R5	100 00 00 00 00 00 00 00 00 00 00 00 00
	07060504 03020100			912	DC	XL16' 070605040302	01000706050403020100'
	07060504 03020100			913			
				914 *			
				915 * VLBR	- VE	CTOR LOAD BYTE REV	ERSED ELEMENTS
				916 *			
				917	VRX	VLBR, 1	
000014C8				918+	DS	OFD	
000014C8		000014C8		919+	USING		base for test data and test routine
000014C8	000014E0			920+T22	DC	A(X22)	address of test routine
000014CC	0016			921+	DC	H' 22'	test number
000014CE	00			922+	DC	X' 00'	
000014CF	01			923+	DC	X' 1'	MB
000014D0	E5D3C2D9 40404040			924+	DC	CL8' VLBR'	instruction name
000014D8	00000010			925+	DC	A(16)	result length
	000014E8			926+REA22 927+*	DC	A(RE22)	result address
000014E0				928+X22	DS	0F	
000014E0	E610 8EB4 1006		000010B4	929+		V1 , V1INPUT , 1	test instruction
000014E6	07FB			930+	BR	R11	return
000014E8				931+RE22	DC	0F	xl16 result
000014E8	01000000 05010500			932+	DROP		0700000111010101711
000014E8	01000302 05040706			933	DC	XL16 010003020504	07060908111013121514'

00000010

00001578

E5D3C2D9 40404040

E610 8EB4 4006

0019

07FB

00

04

ASMA Ver. 0.7.0 zvector-e6-01-loads (Zvector E6 VRX loads)

ADDR1

000014F8

00001528

00001558

ADDR2

000010B4

000010B4

000010B4

STM

934 935

936+

937 +

939 +

940+

941 +

942 +

943+

945+* 946+X23

947+

948+

950 +

951

952 953

954+

955+

957+

958+

959 +

960 +

961+

963+*

965+

966 +

968+

969

964+X24

967+RE24

962+REA24

956+T24

944+REA23

949+RE23

938+T23

VRX

DS

DC

DC

DC DC

DC

DC

DC

DS

BR

DC

DC

VRX

DS

DC

DC

DC

DC

DC

DC

DC

DS

BR

DC

VLBR

DROP

VRX

VLBR

DROP

VLBR, 2

A(X23)

H' 23'

X' 00'

A(16)

0F

R11

0F

R5

VLBR, 3

A(X24)

CL8' VLBR'

V1, V1INPUT, 3

H' 24'

X' 00'

A(16)

A(RE24)

X' 3'

0F

R11

0F

R5

VLBR, 4

OFD

USING *, R5

A(RE23)

CL8' VLBR'

V1, V1INPUT, 2

MB

return

MB

return

XL16' 07060504030201001514131211100908'

MB

X' 2'

OFD

USING *, R5

OBJECT CODE

E5D3C2D9 40404040

E610 8EB4 2006

03020100 07060504

11100908 15141312

E5D3C2D9 40404040

E610 8EB4 3006

000014F0 09081110 13121514

00001510

0000010

00001518

00001540

00000010

00001548

0018

00

03

0017

07FB

00

02

978+

979+

981+*

986 +

980+REA25

972 +DS **OFD** 973+ USING *, R5 974+T25 A(X25) DC DC H' 25' 975 +DC 976+ X' 00' DC X' 4' 977 +

DC

DC

DC

CL8' VLBR' A(16) A(RE25)

result address

result length

instruction name

test number

base for test data and test routine

address of test routine

982+X25 DS $\mathbf{0F}$ VLBR V1, V1INPUT, 4 983+

984+ BR **R11** 985+RE25

test instruction return DC 0F xl16 result DROP **R5**

00001576 00001578 00001578

L_OC

000014F8

000014F8

000014F8

000014FC

000014FE

000014FF

00001500

00001508

0000150C

00001510

00001510

00001516

00001518

00001518

00001518

00001520

00001528

00001528

00001528

0000152C

0000152E

0000152F

00001530

00001538

0000153C

00001540

00001540

00001558

00001558

00001558

0000155C

0000155E

0000155F

00001560

00001568

0000156C

00001570

ASMA Ver.	0. 7. 0 zvector- e6- 0	1-loads (Z	vector E6	VRX loads)			18 Jun 2024 18: 56: 54 Page 24
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
	15141312 11100908 07060504 03020100			987	DC	XL16' 151413121110	009080706050403020100'
				988 989 *			
				990 * LER		TOR LOAD ELEMENTS	REVERSED
				991 * 992	VRX	VLER, 1	
00001588 00001588		00001588		993+ 994+	DS USING	OFD * R 5	base for test data and test routine
00001588 0000158C	000015A0 001A	00001000		995+T26 996+	DC DC	A(X26) H' 26'	address of test routine test number
0000158E 0000158F	00 01			997+ 998+	DC DC	X' 00' X' 1'	МВ
00001590	E5D3C5D9 40404040			999+	DC	CL8' VLER'	instruction name
00001598 0000159C	00000010 000015A8			1000+ 1001+REA26 1002+*	DC DC	A(16) A(RE26)	result length result address
000015A0 000015A0	E610 8EB4 1007		000010B4	1003+X26 1004+	DS VLER	OF V1, V1INPUT, 1	test instruction
000015A6	07FB		00001014	1005+	BR	R11	return
000015A8 000015A8				1006+RE26 1007+	DC DROP	OF R5	xl16 result
	14151213 10110809 06070405 02030001			1008	DC	XL16' 141512131011	108090607040502030001'
00001300	00070403 02030001			1009			
000015B8				1010 1011+	VRX DS	VLER, 2 OFD	
000015B8 000015B8	000015D0	000015B8		1012+ 1013+T27	USI NG DC	*, R5 A(X27)	base for test data and test routine address of test routine
000015BC 000015BE	001B 00			1014+ 1015+	DC DC	H' 27' X' 00'	test number
000015BF	02			1016+	DC	X' 2'	МВ
000015C0 000015C8				1017+ 1018+	DC DC	CL8' VLER' A(16)	instruction name result length
000015CC	000015D8			1019+REA27 1020+*	DC	A(RE27)	result address
000015D0 000015D0	E610 8EB4 2007		000010B4	1020+ 1021+X27 1022+	DS VI ER	0F V1, V1INPUT, 2	test instruction
000015D6	07FB		00001014	1023+	BR	R11	return
000015D8 000015D8				1024+RE27 1025+	DC DROP	OF R5	xl16 result
000015D8 000015E0	12131415 08091011 04050607 00010203			1026	DC		910110405060700010203'
				1027 1028	VRX	VLER, 3	
000015E8		00001===		1029+	DS	OFD	
000015E8 000015E8	00001600	000015E8		1030+ 1031+T28	USI NG DC	*, R5 A(X28)	base for test data and test routine address of test routine
000015EC 000015EE	001C			1032+ 1033+	DC DC	H' 28' X' 00'	test number
000015EF	03			1034+	DC	X' 3'	M3
000015F0 000015F8	E5D3C5D9 40404040 00000010			1035+ 1036+	DC DC	CL8' VLER' A(16)	instruction name result length
000015FC	00001608			1037+REA28	DC	A(RE28)	result address
00001600				1038+* 1039+X28	DS	OF	

F' 0'

F' 0'

END OF TABLE

DC

DC

1086

1087

1088

00001698 00000000

0000169C 00000000


MII VOI	0. 7. 0 zvector- e6	-01-10aus (2	vector Lo	via rodds)				18 Jun 2024 18: 50	J. J4	rage	27
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
		00000016	00000001	1137 V22	EQU	22					
		00000017 00000018	00000001	1138 V23 1139 V24	EQU EQU	23 24					
		00000019	00000001	1140 V25 1141 V26	EQU FOU	25 26					
		0000001B	00000001	1142 V27	EQU	27					
		0000001C 0000001D	00000001 00000001	1143 V28 1144 V29	EQU EQU	28 29					
		000001E	00000001	1145 V30 1146 V31	EQU	22 23 24 25 26 27 28 29 30 31					
		0000011	0000001	1147		O1					
				1148	END						

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERE	ENCES											
							100	104									
EGI N	Ī	00000200	2	166	129	162	163	164									
ΓLRO	F	000004A4	4	368	176	177	178	179									
ECNUM	C	00001072	16	415	282	284	290	292									
STEST	4	00000000	24	431	225												
STESTS	F	00001620	4	1052	218												
DIT	X	00001046	18	410	283	291											
IDTEST	U	00000334	1	265	223												
)J	Ť	00000488	$\overline{4}$	358	211	268											
) JPSW	Ď	00000478	8	356	358	~00											
ALCONT	Ŭ	00000324	1	255	000												
ALCONI	F	00000324	1	396	257	266											
			4			200											
AI LMSG	U	00000320	1	249	238												
ILPSW	Đ	00000490	8	360	362												
AI LTEST	Ī	000004A0	4	362	269												
80001	F	00000290	8	195	199	200	202										
VAGE	1	00000000	5792	0													
	U	00000400	1	380	381	382	383										
64	U	00010000	1	382													
3	X	0000007	1	435	289												
B	Ü	00100000	<u>-</u>	383	200												
SG	Ť	000003C0	4	318	210	301											
SGCMD	Ċ	000003C0 0000040E	9	348	331	332											
				240	331 331	33& 346	202										
SGMSG	C	00000417	95	349	325	346	323										
SGMVC	Ţ	00000408	6	346	329												
SGOK	Ī	000003D6	Z	327	324												
SGRET	<u> </u>	000003F6	4	342	335	338											
SGSAVE	F	000003FC	4	345	321	342											
EXTE6	U	000002E4	1	220	241	260											
PNAME	C	00000008	8	437	287												
AGE	U	00001000	1	381													
RT3	C	0000105C	18	413	283	284	285	291	292	293							
RTLINE	Č	00001008	16	402	409	300	~~~	~~-		~~~							
RTLNG	Ŭ	0000003E	10	409	299	000											
RTMB	Č	0000003E	1	407	293												
			0														
RTNAME	C	00001033	8	405	287												
RTNUM	C	00001018	3	403	285	170	170	100	001	000	000	000	007	000	050	057	000
0	U	0000000	1	1094	123	176	179	199	201	202	203	208	227	228	256	257	298
					299	302	318	321	323	325	327	342					
1	U	0000001	1	1095	209	236	237	266	267	300	332	346					
10	U	000000A	1	1104	164	173	174										
11	U	000000B	1	1105	231	232	537	555	573	591	609	627	645	663	684	702	723
					741	759	777	798	816	834	852	873	891	909	930	948	966
					984	1005	1023	1041						_			_
12	U	000000C	1	1106	218	221	240	259									
13	Ü	0000000C	1	1107	~10	~~ I	~ 10	~00									
13 14	Ü	0000000B	1	1107													
	_		1		250	970	205	206									
15	U	000000F	1	1109	250	278	305	306	000	000	201	200	010	201	997	200	200
2	U	00000002	1	1096	210	281	282	289	290	298	301	302	319	321	327	328	329
					331	337	342	343									
3	U	0000003	1	1097													
1	U	0000004	1	1098													
5	U	00000005	1	1099	221	222	225	279	304	526	539	544	557	562	575	580	593
			-		598	611	616	629	634	647	652	665	673	686	691	704	712
					725	730	743	748	761	766	779	787	800	805	818	823	836
					841	854	862	875	880	893	898	911	919	932	937	950	955
					968	973	986	994	1007	1012	1025	1030	1043	332	557	550	333

OF TO ST	PRINT 7		s (Zvector		·							-	Jun	~U~T	18: 56: 5 4	. I ag	ge 3
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
EA6	A	000011DC	4	623													
EA7	A	0000120C	4	641													
EA8	A	0000123C	4	659													
REA9	Ā	0000126C	$ar{4}$	680													
READDR	Ā	00000014	$\overline{4}$	439	236												
REG2LOW	Ü	000000DD	1	386	200												
REG2PATT	Ŭ	AABBCCDD	ī	385													
RELEN	Å	00000010	4	438													
RPTDWSAV	D	000003B0	8	311	298	302											
RPTERROR	Ť	00000342	4	278	250	302											
RPTSAVE	F	00000342 000003A4	4	308	278	305											
RPTSVR5		000003A4		309	279	304											
	F		4			304											
SKL0001	U	0000005D	1 96	192	208	900											
SKT0001	C	0000022A	26	189	192	209											
SVOLDPSW	U	00000140	0	125	1055												
[1 [10	A	000010D8	4	527 602	1055												
[10	A	00001288	4	692	1064												
[11	A	000012B8	4	713	1065												
[12	A	000012E8	4	731	1066												
[13	A	00001318	4	749	1067												
[14]	A	00001348	4	767	1068												
15	A	00001378	4	788	1069												
716	Α	000013A8	4	806	1070												
17	A	000013D8	4	824	1071												
T 18	A	00001408	4	842	1072												
Γ19	A	00001438	4	863	1073												
[2	A	00001108	4	545	1056												
[20]	A	00001468	4	881	1074												
[21]	A	00001498	4	899	1075												
[22]	A	000014C8	4	920	1076												
[23]	A	000014F8	4	938	1077												
[24]	A	00001528	4	956	1078												
[25]	A	00001558	4	974	1079												
[26]	A	00001588	4	995	1080												
[27]	A	000015B8	4	1013	1081												
[28]	A	000015E8	$\bar{4}$	1031	1082												
T3	Ā	00001138	$\bar{4}$	563	1057												
Γ 4	Ä	00001168	$\frac{1}{4}$	581	1058												
T5	A	00001100	4	599	1059												
6	A	00001100 000011C8	4	617	1060												
7	A	000011E8	4	635	1061												
18	A	00001110	4	653	1062												
[9	A	00001258	4	674	1062												
TESTI NG	F	00001238	4	397	228												
TNUM	r H	00001004	2	433	227	281											
rsub	A	00000004	4	433	231	401											
TABLE	F	00001620	4	432 1054	۵JI												
				1115													
/ 0	U	00000000	1		990	994	E90	EEA	570	500	606	606	GAA	GGO	600	701	799
/1	U	0000001	1	1116	230	234	536	554	572	590	608	626	644	662	683	701	722
					740	758	776	797	815	833	851	872	890	908	929	947	965
71.0	**	00000004		110=	983	1004	1022	1040									
/10	U	000000A	1	1125													
/11	U	000000B	1	1126													
/12	U	000000C	1	1127													
/13	U	000000D	1	1128													
114	U	000000E		1129													

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERE	ENCES							
		00001210	4	643	635								
0001	F F F	00001240	4	661	653								
0001	F U	00001270 000002E0	4 1	682 212	674 204								
E6TST	J	00000000	5792	122	204 125	127	131	135	395	123			
(E6TESTS) L2(L'MSGMSG)	A R F F H	000004B0 000004BA	4 2	373 376	218 323								
L2(L'MSGMSG) '1'	F	000004B4	2 4	374	256								
' 8' ' 0'	r H	000004AC 000004B8	4 2	372 375	203 318								

		0 zvect REFEREN		1 Tours	(ZVCCC	OI LO V	wi Touu							10 Jun	2021	18: 56: 54	rage	33
CHECK TTABLE	74 489	185 1053																
2X	457	524 839	542 860	560 878	578 896	596 917	614 935	632 953	650 971	671 992	689 1010	710 1028	728	746	764	785	803	821



ASMA Ver. 0.7.0 zvector-e6-01-loads (Zvector E6 VRX loads)	18 Jun 2024 18: 56: 54 Page 35
STMT FILE NAME	
1 /home/tn529/sharedvfp/tests/zvector-e6-01-loads.asm	
** NO ERRORS FOUND **	
NO ERRORS FOUND	