ASMA Ver.	0. 7. 0 zvector- e6	- 09- VSTRLR (	Zvector E6	VRS-d)	02 Jun 2024 15: 59: 47 Page	1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				2 ******* 3 *	*******************	
				4 * 5 *	Zvector E6 instruction tests for VRS-d encoded:	
				6 * 7 *	E63F VECTOR STORE RIGHTMOST WITH LENGTH (reg)	
				8 * 9 *	also tests E637 VLRLR - VECTOR LOAD RIGHTMOST WITH LENGTH (reg)	
				10 * 11 * 12 ******	James Wekel June 2024 ***********************************	
				13 14 ******* 15 *	*******************	
				16 * 17 *	basic instruction tests	
				18 ******	****************	
				19 * This 20 * store 21 *	program tests proper functioning of the z/arch E6 VRS-d vector e rightmost with length (reg). Exceptions are not tested.	
				22 * PLEAS 23 * obvio 24 * NOT o	SE NOTE that the tests are very SIMPLE TESTS designed to catch ous coding errors. None of the tests are thorough. They are designed to test all aspects of any of the instructions.	
				25 * 26 ******* 27 *	*****************	
				<b>29</b> * *	stcase zvector-e6-09-VSTRLR: VECTOR E6 VRS-d VSTRLR instruction	
				30 * * 31 * *	Zvector E6 tests for VRS-d encoded instructions:	
				32 * * 33 * *	E63F VECTOR STORE RIGHTMOST WITH LENGTH (reg)	
				34 * * * 35 * * 36 * *	# This tests only the basic function of the instruction. # Exceptions are NOT tested.	
				37 * * 38 * *	#	
				39 * mair 40 * num	nsi ze 2 cpu 1	
				41 * syso 42 * arch	clear hlvl z/Arch	
					g8cmd enable # (needed for messages to Hercules console) dcore "\$(testpath)/zvector-e6-09-VSTRLR.core" 0x0	
				46 * di aş 47 *	g8cmd disable # (reset back to default)	
				48 * *Dor 49 ******	ne ************************************	
		00000000	000013DF	51 ZVE6TST	START 0	
00000000		00000000		52 53	USING ZVE6TST, RO Low core addressability	
		00000140	00000000	54 SVOLDPSV	W EQU ZVE6TST+X' 140' z/Arch Supervisor call old PSW	

SMA Ver.	0. 7. 0 zvector-e6	6-09-VSTRLR (	Zvector E6	VRS-d)			02 Jun 2024 15: 59: 47 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000000 00001A0	00000001 80000000	)	000001A0	56 57	ORG DC	ZVE6TST+X' 1A0' X' 0000000180000000'	z/Architecure RESTART PSW
00001A8	00000000 00000200			58	DC	AD(BEGIN)	
00001B0 00001D0 00001D8	00020001 80000000 0000000 0000DEAL		000001D0	60 61 62	ORG DC DC	ZVE6TST+X' 1D0' X' 0002000180000000' AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW
00001E0		000001F0	00000200	64	ORG	ZVE6TST+X' 200'	Start of actual test program
OOOTLO		OUGOTE	00000200	65	Olu	ZVL0151+A 200	Start of actual test program.

TIONEL VOI	o. 7. o Zvector co	oo isimum (	LVCCCOI LO	1100 4)			
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				107 ******	*****	******	**********
				108 *		Do tests in the	E6TESTS table
				109 ******	*****	*******	***********
				110			
00000226	58C0 81F4		000003F4	111	L	R12, E6TADR	get table of test addresses
		00000001	0000001	112	<b>TOT</b>		
00000004	7070 C000	0000022A	00000001	113 NEXTE6	EQU	* Dr 0(0 D10)	
0000022A	5850 C000		0000000	114	L	R5, 0(0, R12)	get test address
0000022E 00000230	1255 4780 80BE		000002BE	115 116	LTR BZ	R5, R5 ENDTEST	have a test? done?
00000230	4780 80DE		OOOOOLDE	117	DΖ	ENDIESI	uone:
00000234		0000000		118	USING	E6TEST, R5	
00000234	E710 8EDO 0006	0000000	000010D0	119	VL	V1, V1FUDGEB	fudge output
0000023A	E710 8EA0 000E		000010A0	120		v1, V10UTPUT	
00000240	E710 8ECO 0006		000010C0	121	VL	V1, V1FUDGE	fudge input
				122			
00000246	58B0 5000		00000000	123	L	R11, TSUB	get address of test routine
0000024A	05BB			124	BALR	R11, R11	do test
		00000046	0000001	125	EOH	*	
0000024C	E310 501C 0014	0000024C	00000001	126 TESTREST 127			get address of expected result
00000240	D50F 8EA0 1000	000010A0	0000001C 00000000	127 128	LGF CLC	R1, READDR V10UTPUT, O(R1)	get address of expected result valid?
00000252	4770 8064	OUUUIUAU	00000000	129	BNE	FAILMSG	no, issue failed message
0000200	1770 0001		00000×04	130	DILL		no, issue inited message
0000025C	41C0 C004		00000004	131	LA	R12, 4(0, R12)	next test address
00000260	47F0 802A		0000022A	132	В	NEXTE6	

ASMA Ver.	0.7.0 zvector-e6-0	9-VSTRLR (	Zvector E6	VRS- d)	)			02 Jun 2024 15: 59: 47 Page 8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				238 ? 239 ? 240 ?	******* * *****	****** Normal *****	*************  completion or  *************	**************************************
000003C0	00020001 80000000			<b>242</b> 1	EOJPSW	DC	OD' O' , X' 000200	0180000000', AD(0)
000003D0	B2B2 81C0		000003C0	244 ]	ЕОЈ	LPSWE	<b>E0JPSW</b>	Normal completion
000003D8	00020001 80000000			<b>246</b> ]	FAI LPSW	DC	OD' O' , X' 000200	0180000000', AD(X'BAD')
000003E8	B2B2 81D8		000003D8	248	FAI LTEST	LPSWE	<b>FAI LPSW</b>	Abnormal termination
				250 ° 251 ° 252 °		****** Worki n *****	ng Storage	**************************************
							_	
000003EC 000003F0	00000000 00000000			254 ( 255 256	CTLRO	DS DS	F F	CRO
000003F4	000013B4				E6TADR	DC	A(E6TESTS)	address of E6 test table
	00000001 0000			259 260 261		LTORG	=F' 1' =H' 0'	Literals pool
000003FE	005F			262 263 264	*	some o	=AL2(L' MSGMSG) constants	
		00000400	00000001	265 266 1 267 1	K	EQU	1024	One KB
		00001000 00010000 00100000	00000001 00000001 00000001	268 I 269 I	K64		(4*K) (64*K) (K*K)	Size of one page 64 KB 1 MB
		AABBCCDD 000000DD	00000001 00000001		REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)

ASMA Ver.	0. 7. 0 zvector-e6-0	9-VSTRLR (	Zvector E6	VRS-d)			02 Jun 2024	15: 59: 47	Page	14
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
							*********	******	****	
				425 * 426 ******	E6 VR:	<b>S_D tests</b> ********	*********	******	****	
00001110		00000000	000013DF	<b>427 ZVE6TST</b>		,				
00001110				428	ЪЗ	Ur				
				430	PRI NT	DATA				
				431 * 432 *	E63F '	VECTOR STORE RIGHT	TMDST WITH LENGTH (reg)			
				433 *			woor will bewrite (10g)			
				434 * 435 *	VKS_D	instr, 12 followed by				
				436 * 437 *		v1 - 16 byte source - 16 byte	expected result source from which to get	-		
				438 * 439			up to 16) bytes			
				440 *		TOD CHORE DICHELO				
				442 *			ST WITH LENGTH (reg)			
				443 * VSTRLR 444	simpl	e				
00001110				445 446+	VRS_D DS	VSTRLR, 0 OFD		1-byte		
00001110	00001100	00001110		<b>447</b> +	<b>USING</b>	*, <b>R</b> 5	base for test data and		ne	
00001110 00001114	0001			448+T1 449+	DC DC	A(X1) H' 1'	address of test routing test number			
00001116 00001117				450+ 451+	DC DC	X' 00' X' 00'				
00001118 0000111C	0000000			452+ 453+EA2_1	DC DC	F' 0' A(RE1+16)	12 addr of 16-byte source			
00001120	E5E2E3D9 D3D94040			<b>454</b> +	DC	CL8' VSTRLR'	instruction name			
00001128 0000112C				455+ 456+REA1	DC DC	A(16) A(RE1)	result length result address			
00001130				457+* 458+X1	DS	0F	INSTRUCTION UNDER TEST	ROUTINE		
00001130 00001134	5810 5008 5820 500C		00000008 0000000C	459+ 460+	L	R1, L2 R2, EADDR	get number of bytes to get address of source	load / sto	re	
00001138	E601 2000 1037		00000000	461+	VLRLR	V1, R1, O(R2)	load some bytes	atama		
0000113E 00001142	5810 5008 E601 8EA0 103F		00000008 000010A0	462+ 463+		R1, L2 R_V1, R1, V10UTPUT	get number of bytes to test instruction	store		
00001148 0000114C	07FB			464+ 465+RE1	BR DC	R11 OF	return			
0000114C 0000114C	22BBBBBB BBBBBBBB			466+ 467	DROP DC	R5	BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	V1		
00001154 0000115C	BBBBBBBB BBBBBBBB			468	DC					
00001130					DC	ALIU &&UUUUUUUUU	0000000000000000023C'	source		
				469 470		VSTRLR, 1				
00001170 00001170		00001170		471+ 472+	DS USING	OFD *. R5	base for test data and	test routi	ne	
00001170 00001174	00001190 0002			473+T2 474+	DC DC	A(X2) H' 2'	address of test routing test number		-	
00001176	00			<b>475</b> +	DC	X' 00'	cest number			
00001177	00			<b>476</b> +	DC	X' 00'				

DC

DC

F' 14'

A(RE4+16)

addr of 16-byte source

**527**+

528+EA2\_4

00001238

0000123C

000000E

0000127C

ASMA Ver.	0. 7. 0 zvector-e6-0	9-VSTRLR (	Zvector E6	VRS-d)			02 Jun 2024	1 15: 59: 47 Page	16
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001240	E5E2E3D9 D3D94040			<b>529</b> +	DC	CL8' VSTRLR'	instruction name		
00001248	0000010			<b>530</b> +	DC	A(16)	result length		
0000124C	0000126C			531+REA4	DC	A(RE4)	result address		
				<b>532</b> +*			INSTRUCTION UNDER TEST	ROUTINE	
00001250				533+X4	DS	<b>OF</b>			
00001250	5810 5008		8000000	<b>534</b> +	L	R1, L2	get number of bytes to	load / store	
00001254	5820 500C		000000C	535+	L	R2, EADDR	get address of source		
00001258	E601 2000 1037		00000000	<b>536</b> +	<b>VLRLR</b>	V1, R1, O(R2)	load some bytes		
0000125E	5810 5008		8000000	537+	L	R1, L2	get number of bytes to	store	
00001262	E601 8EA0 103F		000010A0	<b>538</b> +	VSTRLI	R V1, R1, V10UTPUT	get number of bytes to test instruction		
00001268	O7FB			<b>539</b> +	BR	R11	return		
0000126C				540+RE4	DC	<b>OF</b>			
0000126C				<b>541</b> +	DROP	<b>R5</b>			
0000126C	22334455 66778800			<b>542</b>	DC	XL16' 223344556677	8800000000000002BB'	V1	
00001274	00000000 000002BB								
0000127C	22334455 66778800			<b>543</b>	DC	XL16' 223344556677	880000000000000023C'	source	
00001284	00000000 0000023C								
				544					
				545	VRS D	VSTRLR, 15			
00001290				<b>546</b> +	DS	OFD			
00001290		00001290		<b>547</b> +	<b>USING</b>	*, <b>R</b> 5	base for test data and	test routine	
00001290	000012B0			548+T5	DC	A(X5)	address of test routine		
00001294	0005			<b>549</b> +	DC	H'5'	test number		
00001296	00			<b>550</b> +	DC	X' 00'			
00001297	00			<b>551</b> +	DC	X' 00'			
00001298	000000F			552+	DC	F' 15'	12		
0000129C	000012DC			553+EA2_5	DC	A(RE5+16)	addr of 16-byte source		
000012A0	E5E2E3D9 D3D94040			<b>554</b> +	DC	CL8' VSTRLR'	instruction name		
000012A8	00000010			<b>555</b> +	DC	A(16)	result length		
000012AC	000012CC			556+REA5	DC	A(RE5)	result address		
				557+*		` '	INSTRUCTION UNDER TEST	ROUTINE	
000012B0				558+X5	DS	<b>OF</b>			
000012B0	5810 5008		8000000	<b>559</b> +	L	R1, L2	get number of bytes to	load / store	
000012B4	5820 500C		000000C	<b>560</b> +	L	R2, EADDR	get address of source		
000012B8	E601 2000 1037		00000000	<b>561</b> +	<b>VLRLR</b>	V1, R1, O(R2)	Toad some bytes		
000012BE	5810 5008		8000000	<b>562</b> +	L	R1, L2	get number of bytes to	store	
000012C2	E601 8EA0 103F		000010A0	<b>563</b> +	VSTRLI	R V1, R1, V10UTPUT	test instruction		
000012C8	07FB			<b>564</b> +	BR	R11	return		
000012CC				565+RE5	DC	0F			
000012CC				<b>566</b> +	DROP				
000012CC				<b>567</b>	DC	XL16' 223344556677	880000000000000023C'	V1	
000012D4	00000000 0000023C								
	22334455 66778800			<b>568</b>	DC	XL16' 223344556677	880000000000000023C'	source	
000012E4	00000000 0000023C								
				<b>569</b>					
				<b>570</b>		VSTRLR, 32	check r3>1	15	
000012F0				571+	DS	OFD			
000012F0		000012F0		572+	USING		base for test data and		
000012F0	00001310			573+T6	DC	A(X6)	address of test routine	9	
000012F4	0006			574+	DC	H' 6'	test number		
000012F6	00			575+	DC	X' 00'			
000012F7	00			<b>576</b> +	DC	X' 00'	•		
000012F8	00000020			577+	DC	F' 32'	12		
000012FC	0000133C			578+EA2_6	DC	A(RE6+16)	addr of 16-byte source		
00001300				579+	DC	CL8' VSTRLR'	instruction name		
00001308	0000010			<b>580</b> +	DC	A(16)	result length		

DC

A(T5)

address of test


632 +


000013C4

SMA Ver.	0. 7. 0 zvector-e6-0	9- VSTRLR (	Zvector E6	VRS-d)			02 Jun 2024 15: 59: 47 Page	18
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
00013C8 00013CC	000012F0 00001350			633+ 634+	DC DC	A(T6) A(T7)	address of test address of test	
	00000000 00000000			635+* 636+ 637+	DC DC	A(0) A(0)	END OF TABLE	
00013D8 00013DC	00000000 00000000			638 639 640	DC DC	F' 0' F' 0'	END OF TABLE	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFF	RENCE	S													
	_																			
EGIN	I	00000200	2	92	<b>58</b>	89	90													
CFOUND	X	00001088	1	313																
CPSW	F	00001080	4	312	400	400	404	40=												
TLRO	F	000003EC	4	254	102	103	104	105												
ECNUM	C	00001070	16	308	141	143	150	152												
STADR	A	000003F4	4	257	111															
STEST	4	00000000	32	334	118															
STESTS	F	000013B4	4	625	257															
12_1	A	0000111C	4	453																
12_2	A	0000117C	4	478																
\2 <u>_3</u>	A	000011DC	4	<b>503</b>																
\2_4	A	0000123C	4	528																
\2_5	A	0000129C	4	553																
<b>12_6</b>	Ā	000012FC	4	578																
2_7	Ä	0000135C	$\overline{4}$	603																
ADDR	Ä	0000100C	4	<b>340</b>	460	485	<b>510</b>	<b>535</b>	<b>560</b>	<b>585</b>	610									
OIT	X	00001044	18	303	142	151		550			010									
NDTEST	I	00001044 000002BE	10	172	116	101														
)J	Ť	000002BE	4	244	175															
)JPSW	Ď	000003E0	8	242	244															
AILCONT		000003C0 000002AE	0	162	244															
	Ü		1		104	170														
ALLED	F	00001000	4	282	164	173														
AILMSG	U	00000264	1	139	129															
ALLESW	Ď	000003D8	8	246	248															
ALTEST	1	000003E8	4	248	176															
/AGE	1	00000000	5088	0																
	U	00000400	1	266	<b>267</b>	268	269													
64	U	00010000	1	268																
2	F	00000008	4	339	149	<b>459</b>	462	484	487	<b>509</b>	512	<b>534</b>	537	<b>559</b>	<b>562</b>	<b>584</b>	<b>587</b>	609	612	
3	U	00100000	1	269																
SG	I	00000308	4	208	191															
SGCMD	C	00000352	9	234	221	222														
SGMSG	С	0000035B	95	235	215	232	213													
SGMVC	$\mathbf{I}$	0000034C	6	232	219															
<b>GOK</b>	I	0000031E	2	217	214															
GRET	Ī	00000338	4	228	225															
SGSAVE	F	00000340	4	231	211	228														
EXTE6	ĪJ	0000022A	î	113	$\tilde{1}32$	167														
PNAME	Č	0000002211	8	342	146	-0,														
AGE	ĬĬ	00000010	1	267	170															
RT3	č	00001000 0000105A	18	306	142	142	144	151	152	152										
RTL2	Č	0000103A 00001040	3	295	153	140	177	101	152	100										
RTLI NE	C			293 290		150														
	U	00001004	16		297 155	156														
RTLNG	U	00000040	1	297	155															
RTNAME	Č	0000102F	8	293	146															
RTNUM	Ļ	00001014	3	291	144	100	105	1	100	104	100	100	000	011	010	017	017	000		
)	U	00000000	1	646	52	102	105	155	163	164	190	192	208	211	213	215	217	228	400	
	U	00000001	1	647	127	128	156	173	174	222	232	459	461	462	463	484	486	487	488	
					<b>509</b>	511	512	513	<b>534</b>	<b>536</b>	537	<b>538</b>	<b>559</b>	<b>561</b>	<b>562</b>	<b>563</b>	<b>584</b>	<b>586</b>	<b>587</b>	
					<b>588</b>	609	611	612	613											
10	U	000000A	1	656	99	100														
1	U	000000B	1	657	123	124	464	489	514	<b>539</b>	<b>564</b>	<b>589</b>	614							
<b>.</b> 2	U	000000C	1	658	111	114														
3	Ū	000000D	1	659																
			-																	
4	IJ	000000E	1	660																

<b>SYMBOL</b>	TYPE	VALUE	LENGTH	DEFN	REFE	RENCE	S													
2	U	0000002	1		140	141	148	149	150	190	191	192	209	211	217	218	219	221	228	
23	U	0000003	1	649	229	460	461	485	486	510	511	535	<b>536</b>	<b>560</b>	561	<b>585</b>	<b>586</b>	610	611	
24	Ŭ	00000003	1																	
R5	Ü	00000005	$\bar{1}$		114	115	118	186	194	447	466	472	<b>491</b>	<b>497</b>	<b>516</b>	<b>522</b>	<b>541</b>	<b>547</b>	<b>566</b>	
n.c	TI	00000000	1	050	572	591	597	616												
R6 R7	U U	00000006 00000007	1	652 653																
R8	Ŭ	00000007	1	654	89	92	93	94	96											
R9	U	00000009	1	655	90	96	97	99												
RE1	F	0000114C	4	465	453	456														
RE2 RE3	F F	000011AC 0000120C	4	490 515	478 503	481 506														
RE4	F	0000120C 0000126C	4	540	528	500 531														
RE5	F	000012CC	4	565	553	556														
RE6	F	0000132C	4	<b>590</b>	<b>578</b>	<b>581</b>														
RE7	F	0000138C	4	615	603	606														
REA1	A	0000112C	4	456																
REA2 REA3	A A	0000118C 000011EC	4	481 506																
REA4	A	000011EC	4	531																
REA5	Ā	000012AC	4	<b>556</b>																
REA6	A	0000130C	4	581																
REA7	A	0000136C	4	606	107															
READDR REG2LOW	A U	0000001C 000000DD	4	345 272	127															
REG2PATT	Ŭ	AABBCCDD	1	271																
RELEN	Ä	00000018	$ar{f 4}$	344																
RPTDWSAV	D	000002F8	8		190	192														
RPTERROR	I	000002CC	4	185	157	105														
RPTSAVE RPTSVR5	r F	000002EC 000002F0	4	198 199	185 186	195 194														
SVOLDPSW	U	000002F0	0		100	194														
Γ1	Ă	0000110	4		628															
Γ2	A	00001170	4	473	629															
Γ3	A	000011D0	4	498	630															
Γ4 Γε	A	00001230	4	523	631															
Г5 Г6	A A	00001290 000012F0	4	548 573	632 633															
Γ7	Ä	00001210	4	598	<b>634</b>															
ΓESTREST	U	0000024C	1	126																
<b>FNUM</b>	H	00000004	2	336	140															
TSUB	A	00000000	4	335	123															
<b>FTABLE</b> VO	F U	000013B4 00000000	4	627 667																
/1	Ü	00000001	1	668	119 611	120 613	121	461	463	486	488	511	513	<b>536</b>	<b>538</b>	<b>561</b>	<b>563</b>	<b>586</b>	588	
V <b>10</b>	U	000000A	1	677	011	013														
<b>V11</b>	U	000000B	1	678																
V12	U	000000C	1	679																
V13	U U	000000D	1	680 681																
V14 V15	U	0000000E 0000000F	1	682																
/16	Ü	0000001	1	683																
/17	U	00000011	1	684																
<b>'18</b>	U	00000012	1	685																





ASMA Ver. 0.7	0 zvector-e6-09-VSTRLR (Zvector E6 VRS-	d)	02 Jun 2024 15: 59: 47	Page	26
STM	FILE NAME				
1 /devstor	r/dev/tests/zvector-e6-09-VSTRLR.asm				
** NO ERRORS 1	FOUND **				
110 22010110 2					