ADDRI	ASMA Ver.	0. 7. 0 zvector-e6-	02-stores	(Zvector	<b>E6</b> V	RX s	tores)	02 Jun 2024 15: 59: 05 Page 1
Zvector E6 instruction tests for VRX encoded:  5	LOC	OBJECT CODE	ADDR1	ADDR2	S	тмг		
1	200	ODOLOT CODE	110011	IIDDIKA		21,22	ale ale ale ale ale ale ale	
1						2 3	*	*******************
6 * E600 VSTERRII - VECTOR STORE BYTE REVERSED ELEMENT (16) 7 * F600 VSTERRII - VECTOR STORE BYTE REVERSED ELEMENT (28) 8 * E008 VSTERRI - VECTOR STORE BYTE REVERSED ELEMENT (28) 10 * 10 * 10 * 10 * 10 * 10 * 10 * 10 *						4		Zvector E6 instruction tests for VRX encoded:
7 * EAGA VSTERRE - VECTOR STORE BYTE REVERSED ELEMENT (24) 8 * EGOR VSTERR - VECTOR STORE BYTE REVERSED ELEMENTS 10 * EGOR VSTER - VECTOR STORE BYTE REVERSED ELEMENTS 11 * EOGP VSTER - VECTOR STORE BYTE REVERSED ELEMENTS 12 * Junes Wekel June 2024 13 * * * * * * * * * * * * * * * * * * *								E609 VSTERRH - VECTOR STORE BYTE REVERSED ELEMENT (16)
9						7		E60A VSTEBRG - VECTOR STORE BYTE REVERSED ELEMENT (64)
10								
James Wekel June 2024    13								
15								Investigation of the second of
15   16   17   18   18   19   18   18   19   18   18								
16   17   18   18   19   19   19   19   19   19								
16   17   18   18   19   19   19   19   19   19						15	*****	****************
This program tests proper functioning of the z/arch E6 VRX vector store instructions. Exceptions are not tested.  21						16	*	
**************************************								basic instruction tests
21 *   store instructions. Exceptions are not tested.   22 *   23 *   PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch   24 * obvious coding errors. None of the tests are thorough. They are   NOT designed to test all aspects of any of the instructions.   26 *						19	*****	
PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch obvious coding errors. None of the tests are thorough. They are NOT designed to test all aspects of any of the instructions.  **Test of the struction tests of the structions **  **Test of the struction tests for VRX encoded:  ***  **Test of the struction tests for VRX encoded:  ***  ***  ****  ***  ***  ***  ***								
PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch obvious coding errors. None of the tests are thorough. They are NOT designed to test all aspects of any of the instructions.						21 22	* Stor	e instructions. Exceptions are not tested.
25 * NOT designed to test all aspects of any of the instructions.  26 * 27 ********************************						<b>23</b>	* PLEAS	SE NOTE that the tests are very SIMPLE TESTS designed to catch
26 *  27 *********************************							* obvi	ous coding errors. None of the tests are thorough. They are
## Testcase VECTOR E6 VRX store instructions  ## Testcase VECTOR E6 Instruction tests for VRX encoded:  ## Zvector E6 instruction tests for VRX encoded:  ## 2						26	*	
# Testcase VECTOR E6 VRX store instructions  30 *								******************
30 *								estcase VECTOR E6 VRX store instructions
32 * * 33 * * E609 VSTEBRH - VECTOR STORE BYTE REVERSED ELEMENT (16) 34 * E60A VSTEBRG - VECTOR STORE BYTE REVERSED ELEMENT (64) 35 * E60B VSTEBRF - VECTOR STORE BYTE REVERSED ELEMENT (32) 36 * E60E VSTEBR - VECTOR STORE BYTE REVERSED ELEMENTS 37 * E60F VSTER - VECTOR STORE BYTE REVERSED ELEMENTS 38 * * 39 * #						<b>30</b>	* *	
33 * E609 VSTEBRH - VECTOR STORE BYTE REVERSED ELEMENT (16) 34 * E60A VSTEBRG - VECTOR STORE BYTE REVERSED ELEMENT (64) 35 * E60B VSTEBRF - VECTOR STORE BYTE REVERSED ELEMENT (32) 36 * E60E VSTBR - VECTOR STORE BYTE REVERSED ELEMENTS 37 * E60F VSTER - VECTOR STORE BYTE REVERSED ELEMENTS 38 * *  39 * # #								Zvector E6 instruction tests for VRX encoded:
35 * E60B VSTEBRF - VECTOR STORE BYTE REVERSED ELEMENTS 36 * E60F VSTER - VECTOR STORE BYTE REVERSED ELEMENTS 37 * E60F VSTER - VECTOR STORE ELEMENTS REVERSED 38 * * 39 * # 40 * # This tests only the basic function of the instruction. 41 * # Exceptions are NOT tested. 42 * # 44 * mainsize 2 45 * numcpu 1 46 * sysclear 47 * archlvl z/Arch 48 * 49 * loadcore "\$(testpath)/zvector-e6-02-stores.core" 0x0 50 * 51 * diag8cmd enable # (needed for messages to Hercules console) 52 * runtest 2 53 * diag8cmd disable # (reset back to default) 54 * 55 * *Done						33	* *	
36 * * E60E VSTER - VECTOR STORE BYTE REVERSED ELEMENTS 37 * * E60F VSTER - VECTOR STORE ELEMENTS REVERSED 38 * #								
37 * * E60F VSTER - VECTOR STORE ELEMENTS REVERSED 38 * * 39 * * #								E60E VSTBR - VECTOR STORE BYTE REVERSED ELEMENT (32)
39 * # # This tests only the basic function of the instruction. 40 * # Exceptions are NOT tested. 41 * # Exceptions are NOT tested. 42 * #  43 * *  44 * mainsize 2  45 * numcpu 1  46 * sysclear  47 * archlvl z/Arch  48 *  49 * loadcore "\$(testpath)/zvector-e6-02-stores.core" 0x0  50 *  51 * diag8cmd enable # (needed for messages to Hercules console) 52 * runtest 2 53 * diag8cmd disable # (reset back to default)  54 *  55 * *Done						37		
## This tests only the basic function of the instruction.  ## # Exceptions are NOT tested.  ## ## Exceptions are NOT tested.  ## ## Exceptions are NOT tested.  ## ## ## ## ## ## ## ## ## ## ## ## ##								#
42 * # #						<b>40</b>		# This tests only the basic function of the instruction.
43 *								
45 * numcpu   1   46 * sysclear   47 * archlvl   z/Arch   48 *   49 * loadcore   "\$(testpath)/zvector-e6-02-stores.core" 0x0   50 *   51 * diag8cmd   enable   # (needed for messages to Hercules console)   52 * runtest   2   53 * diag8cmd   disable   # (reset back to default)   54 *   55 * *Done						<b>43</b>	* *	
46 * sysclear 47 * archlvl z/Arch 48 * 49 * loadcore "\$(testpath)/zvector-e6-02-stores.core" 0x0 50 * 51 * diag8cmd enable # (needed for messages to Hercules console) 52 * runtest 2 53 * diag8cmd disable # (reset back to default) 54 * 55 * *Done								
47 * archlvl z/Arch 48 * 49 * loadcore "\$(testpath)/zvector-e6-02-stores.core" 0x0 50 * 51 * diag8cmd enable # (needed for messages to Hercules console) 52 * runtest 2 53 * diag8cmd disable # (reset back to default) 54 * 55 * *Done								
49 * loadcore "\$(testpath)/zvector-e6-02-stores.core" 0x0 50 * 51 * diag8cmd enable # (needed for messages to Hercules console) 52 * runtest 2 53 * diag8cmd disable # (reset back to default) 54 * 55 * *Done						47	* ar	chl vl z/Arch
50 * 51 * diag8cmd enable # (needed for messages to Hercules console) 52 * runtest 2 53 * diag8cmd disable # (reset back to default) 54 * 55 * *Done						<b>49</b>	* lo	adcore "\$(testpath)/zvector-e6-02-stores.core" 0x0
52 * runtest 2 53 * diag8cmd disable # (reset back to default) 54 * 55 * *Done						<b>50</b>	*	
53 * diag8cmd disable # (reset back to default) 54 * 55 * *Done						51 52		
55 * *Done						<b>53</b>	* di	
56 *								one
						<b>56</b>	*	

	0. 7. 0 zvector- e6-0				201 23)			02 Jun 2024 15: 59: 05 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				<b>57</b> '	******	*****	*********	**********
000000		00000000 00000000	00001527	60	ZVE6TST S	START USI NG	0 ZVE6TST, RO	Low core addressability
		00000140	00000000	61 62 S	SVOLDPSW 1	EQU	ZVE6TST+X' 140'	z/Arch Supervisor call old PSW
000000 00001A0 00001A8	00000001 80000000 00000000 00000200	00000000	000001A0	64 65 66	]	DC	ZVE6TST+X' 1A0' X' 0000000180000000' AD(BEGIN)	z/Architecure RESTART PSW
00001B0 00001D0 00001D8	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	68 69 70	]	DC	ZVE6TST+X' 1D0' X' 0002000180000000' AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW
0001E0		000001E0	00000200	72		ORG	ZVE6TST+X' 200'	Start of actual test program

ASMA Ver.	0. 7. 0 zvector- e6	-02-stores (2	Zvector E6	VRX stores)		02 Jun 2024 15: 59: 05 Page 3
LOC	OBJECT CODE	ADDR1	ADDR2	STMI		
				74		
						***********
				76 * 77 ******	**************************************	6TST" program itself
				<b>78</b> *		
				79 * Archi	tecture Mode: z/Arch	
				80 * Regis	ter Usage:	
				81 * 82 * R0	(work)	
				83 * R1-4	(work)	
				84 * R5		ble - current test base
				85 * R6-R 86 * R8	7 (work) First base register	r
				87 * R9	Second base register	er
				88 * R10	E6TESTS register	
				89 * R11 90 * R12-	E6TEST call return R13 (work)	
				91 * R14	Subroutine call	
				92 * R15	Secondary Subrouti	ne call or work
				93 * 94 ******	********	**********
				J4		
00000200		00000200		96	USING BEGIN, R8	FIRST Base Register
00000200		00001200		97	USING BEGIN+4096, R9	SECOND Base Register
00000200	0580			99 BEGIN	BALR R8, O	Initalize FIRST base register
00000202	0680			100	BCTR R8, 0	Initalize FIRST base register
00000204	0680			101	BCTR R8, 0	Initalize FIRST base register
00000206	4190 8800		0080000	103	LA R9, 2048(, R8)	Initalize SECOND base register
0000020A	4190 9800		00000800	104	LA R9, 2048(, R9)	Initalize SECOND base register
0000020E	B600 81D4		000003D4	105 106	STCTL RO, RO, CTLRO	Store CRO to enable AFP
0000020E	9604 81D5		000003D4 000003D5	107	0I CTLRO+1, X' 04'	Turn on AFP bit
00000216	9602 81D5		000003D5	108	OI CTLRO+1, X' 02'	Turn on Vector bit
0000021A	B700 81D4		000003D4	109	LCTL RO, RO, CTLRO	Reload updated CRO
				110 111 *		
0000021E	41A0 92C4		000014C4	112	LA R10, E6TESTS	get table of test addresses
		00000222	0000001	113 114 NEVTER	FOII *	
00000222	5850 A000	UUUUULLL	00000001	114 NEXTE6 115	EQU * L R5, 0(0, R10)	get test address
00000226	1255			116	LTR R5, R5	have a test?
00000228	4780 8064		00000264	117	BZ ENDTEST	done?
0000022C		0000000		118 119	USING E6TEST, R5	
0000022C	D20F 8E80 8EA0	00001080	000010A0	120	MVC V10UTPUT, V1FUDGE	pollute v1 output (stored)
00000232	E710 8EB0 0006		000010B0	121	VL V1, V1I NPUT	•
00000238 0000023C	58B0 5000 05BB		00000000	122 123	L R11, TSUB BALR R11, R11	get address of test routine do test
0000023E	D50F 8E80 5014	00001080	0000014	124	CLC V10UTPUT, RESULT	valid?
00000244	4770 8050		00000250	125	BNE FAILMSG	no, issue failed message
00000248	41A0 A004		0000004	126 127	LA R10, 4(0, R10)	next test address
00000248 0000024C	47F0 8022		0000004	128	B NEXTE6	neat test audi ess
				129		

			`	VRX stores)			02 Jun 2024 15: 59: 05 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				188 ******	*****	********	**********
				189 *	Lesua	HERCHIES MESSAGE noir	nted to by R1, length in R0
				190 *	15540	R2 = return address	icea co by wi, rengen in wo
				191 *****	*****	***************	***********
0002F0	4900 81E0		000003E0	193 MSG	СН	RO, =H' O'	Do we even HAVE a message?
0002F4	07D2			194	BNHR	R2	No, ignore
0002F6	9002 8128		00000328	196	STM	RO, R2, MSGSAVE	Save registers
0009E4	4000 01E9		OOOOOSES	100	CII	DO _ALO(I!MCCMCC)	_
0002FA	4900 81E2		000003E2	198	CH	RO, =AL2(L' MSGMSG)	Message length within limits?
00002FE	47D0 8106		00000306	199	BNH	MSGOK PO LL MSCMSC	Yes, continue
0000302	4100 005F		000005F	200	LA	RO, L' MSGMSG	No, set to maximum
0000306	1820			202 MSGOK	LR	R2, R0	Copy length to work register
0000308	0620			203	<b>BCTR</b>		Minus-1 for execute
00030A	4420 8134		00000334	204	EX	R2, MSGMVC	Copy message to O/P buffer
000030E	4120 200A		000000A	206	LA	R2, 1+L' MSGCMD(, R2)	Calculate true command length
0000312	4110 813A		0000033A	207	LA	R1, MSGCMD	Point to true command
0000316	83120008			209	DC	X' 83' , X' 12' , X' 0008'	Issue Hercules Diagnose X'008'
000031A	4780 8120		00000320	210	BZ	MSGRET	Return if successful
000031A	0000		00000320	211	DC	H' O'	CRASH for debugging purposes
0000320	9802 8128		00000328	213 MSGRET	LM	RO, R2, MSGSAVE	Restore registers
0000324	07F2			214	BR	<b>R2</b>	Return to caller
0000328	00000000 00000000	00000		216 MSGSAVE	DC	3F' 0'	Registers save area
0000334	D200 8143 1000	00000343	0000000	217 MSGMVC	MVC	MSGMSG(0), O(R1)	Executed instruction
	D. 470 CFD 4 70 CO 40 70			040 17777	D.C	GLA ELGYOTT - I	
00033A	D4E2C7D5 D6C8405C			219 MSGCMD	DC	C' MSGNOH * '	*** HERCULES MESSAGE COMMAND ***
0000343	40404040 40404040			220 MSGMSG 221	DC	CL95' '	The message text to be displayed

ASMA Ver.	0. 7. 0 zvector-e6-0	2-stores	(Zvector E6	VRX	stores)			02 Jun 2024 15: 59: 05 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				224				**************************************
000003A8	00020001 80000000			227	<b>EOJPSW</b>	DC	OD' O' , X' 0002000	018000000', AD(0)
000003B8	B2B2 81A8		000003A8	229	<b>E0J</b>	LPSWE	<b>E0JPSW</b>	Normal completion
000003C0	00020001 80000000			231	FAILPSW	DC	OD' O' , X' 0002000	018000000', AD(X'BAD')
000003D0	B2B2 81C0		000003C0	233	<b>FAILTEST</b>	LPSWE	FAI LPSW	Abnormal termination
				236	******		**************************************	*************
000003D4 000003D8	00000000 00000000			239 240	CTLRO	DS DS	F F	CRO
000003E0	00000001 0000			242 243 244		LTORG	, =F' 1' =H' 0'	Literals pool
000003E2	005F			245 246 247		some o	=AL2(L' MSGMSG) constants	
		00000400 00001000		248 249		EQU EQU	1024 (4*K)	One KB Size of one page
		00010000 00100000	0000001		<b>K64</b> <b>MB</b>	EQU EQU	(64*K) (K*K)	64 KB 1 MB
		AABBCCDD 00000DD		254	REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)

ASMA Ver.	0. 7. 0 zvector- e6-	02-stores	(Zvector E6	VRX s	stores)			02 Jun 2024 15: 59: 05 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				296	*	E6TES	Γ DSECT	**************************************
00000000 00000004 00000006 00000007	00000000 0000 00 00			300	E6TEST TSUB TNUM	DSECT DC DC DC DC	A(0) p H' 00' T X' 00'	ointer to test est Number B used
00000007 00000008 00000010 00000014	40404040 40404040 00000000			304 305 306	OPNAME RELEN RESULT	DC DC DC	CL8' ' E	6 name ESULT LENGTH
				309 310				ere (from VRX macro)
000010D0		00000000	00001527	312 313	ZVE6TST		, OF	
				315 316 317	*******  * Ma  ******			**************************************
				321	* macro	Ü	erate individual	test
				322 323 324	*	MACRO VRX	&I NST, &MB, &RESUL	&INST - VRX instruction under test
					· * &TNUM		&TNUM &TNUM+1	&MB - m3 field &RESULT - XL16 result field
				329 330 331 332		DS USING		base for test data and test routine
				334 335 336	T&TNUM	DC DC DC DC	A (X&TNUM) H' &TNUM' X' 00' X' &M3'	address of test routine test number  MB
				337 338 339 340	<b>RE&amp;TNUM</b>	DC DC DC	CL8' &I NST' A(X&TNUM RE&TNUM &RESULT	instruction name ) result length expected result
				341 342 343		DS &I NST	OF V1, V10UTPUT, &MB	test instruction
				344 345		BR	R11	return

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
LUC	OBJECT CODE	AUUKI	AUUR&		<b>DD0D</b>	<b>~</b> ~			
				346 347 .*	DROP	R5			
				348	MEND				
				<b>350</b> *					
				351 * macro	to gen	erate table	of pointers to individual test	Į <b>S</b>	
				352 * 353	MACRO				
				353 354	MACRO PTTAB	LE			
				355 356	LCLA	&TNUM &CUR			
				357 &CUR 358 .*	SETA	1			
				359 TTABLE	DS	<b>OF</b>			
				360 . LOOP 361 . *	ANOP				
				362 363 . *	DC	A(T&CUR)	TEST &CUR		
				364 &CUR	SETA	&CUR+1			
				365 366 *	AIF	(&CUR LE &T	NUM) . LOOP		
				367	DC	A(0) A(0)	END OF TABLE		
				368 369 .*	DC	A(0)			
				370	MEND				

ASMA Ver.	0. 7. 0 zvector- e6- (	02-stores (	Zvector E6	VRX stores)	02 Jun 2024 15: 59: 05 Page	12
LOC	OBJECT CODE	ADDR1	ADDR2	STMI		
	0504FFFF FFFFFFFF FFFFFFFF FFFFFFFF			+	expected result	
00001154 00001154	E610 8E80 2009		00001080	424+* 425+ 426+X3	DS OF VSTEBRH V1, V10UTPUT, 2 test instruction	
	07FB		00001080	427+	BR R11 return	
0000115C				428+ 429	DROP R5 VRX VSTEBRH, 3, XL16' 0706FFFFFFFFFFFFFFFFFFFFFFFFFFF	
00001160 00001160 00001160	00001184	00001160		430+ 431+ 432+T4	DS OFD USING *, R5 base for test data and test routine DC A(X4) address of test routine	
	0004			433+	DC H'4' test number	
	00			434+	DC X' 00'	
	03 E5E2E3C5 C2D9C840			435+ 436+	DC X'3' MB DC CL8'VSTEBRH' instruction name	
	00000010			430+ 437+ 438+RE4	DC A(X4-RE4) result length DC XL16' 0706FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	
	0706FFFF FFFFFFF			+	expected result	
	FFFFFFFF FFFFFFFF			439+*		
00001184	F040 0F00 0000		00001000	440+	DS OF	
	E610 8E80 3009		00001080	441+X4	VSTEBRH V1, V10UTPUT, 3 test instruction	
0000118A 0000118C	07FB			442+ 443+	BR R11 return DROP R5	
00001190				444 445+	VRX VSTEBRH, 4, XL16' 0908FFFFFFFFFFFFFFFFFFFFFFFFF' DS OFD	
00001190	00001171	00001190		446+	USING *, R5 base for test data and test routine	
	000011B4 0005			447+T5 448+	DC A(X5) address of test routine DC H'5' test number	
	0003			440+ 449+	DC X'00'	
	04			<b>450</b> +	DC X' 4' MB	
	E5E2E3C5 C2D9C840			451+	DC CL8' VSTEBRH' instruction name	
	00000010			452+ 453+RE5	DC A(X5-RE5) result length DC XL16' 0908FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	
	0908FFFF FFFFFFF FFFFFFFF FFFFFFF			+	expected result	
				<b>454</b> +*	DC OF	
000011B4 000011B4	E610 8E80 4009		00001080	455+ 456+X5	DS OF VSTEBRH V1, V10UTPUT, 4 test instruction	
000011BA	07FB		00001000	<b>457</b> +	BR R11 return	
000011BC				458+ 459	DROP R5 VRX VSTEBRH, 5, XL16' 1110FFFFFFFFFFFFFFFFFFFFFFFFFFF	
000011C0				460+	DS OFD	
000011C0		000011C0		461+	USING *, R5 base for test data and test routine	
	000011E4			462+T6	DC A(X6) address of test routine	
	0006 00			463+ 464+	DC H'6' test number DC X'00'	
	05			465+	DC X'5' MB	
000011C8	E5E2E3C5 C2D9C840			<b>466</b> +	DC CL8' VSTEBRH' instruction name	
000011D0	0000010			467+	DC A(X6-RE6) result length	
	1110FFFF FFFFFFF FFFFFFFF FFFFFFFF			468+RE6 +	DC XL16'1110FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	
				469+*		
000011E4	E610 8E80 5009		00001080	470+ 471+X6	DS OF VSTEBRH V1, V10UTPUT, 5 test instruction	

DC

571 +

00

00001316

X' 00'

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0001317	02			<b>572</b> +	DC	X' 2'	MB
0001318	E5E2E3C5 C2D9C640			573+		CL8' VSTEBRF'	instruction name
0001320	00000010			574+		A(X13-RE13)	result length
0001020				575+RE13	DC		FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
0001324	11100908 FFFFFFF			+			expected result
	FFFFFFF FFFFFFF			·			
				<b>576</b> +*			
0001334				577+	DS	<b>OF</b>	
0001334	E610 8E80 200B		00001080	578+X13		RF V1, V10UTPUT, 2	test instruction
000133A	07FB			<b>579</b> +	BR	R11	return
000133C				<b>580</b> +	DROP	<b>R5</b>	
				581	VRX	<b>VSTEBRF</b> , 3, XL16' 15:	141312FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
0001340				<b>582</b> +	DS	OFD	
0001340		00001340		<b>583</b> +	USING	*, <b>R</b> 5	base for test data and test routine
0001340	00001364			584+T14	DC	A(X14)	address of test routine
0001344	000E			<b>585</b> +	DC	H'14'	test number
0001346	00			<b>586</b> +	DC	X' 00'	
0001347	03			<b>587</b> +	DC	X' 3'	MB
0001348	E5E2E3C5 C2D9C640			<b>588</b> +	DC	CL8' VSTEBRF'	instruction name
0001350	0000010			<b>589</b> +	DC	A(X14-RE14)	result length
				590+RE14	DC	XL16' 15141312FFFF	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
0001354	15141312 FFFFFFF			+			expected result
000135C	FFFFFFF FFFFFFF						-
				591+*			
0001364				<b>592</b> +		0F	
0001364	E610 8E80 300B		00001080	593+X14	VSTEBI		test instruction
000136A	07FB			<b>594</b> +	BR	R11	return
000136C				<b>595</b> +	DROP	<b>R5</b>	
				<b>596</b> *			
				597	VRX		0302050407060908111013121514'
0001370				<b>598</b> +	DS	OFD	
0001370		00001370		599+	USING		base for test data and test routine
	00001394			600+T15	DC	A(X15)	address of test routine
0001374				601+	DC	H' 15'	test number
0001376	00			602+		X' 00'	
0001377				603+		X' 1'	MB
	E5E2E3C2 D9404040			604+		CL8' VSTBR'	instruction name
0001380	0000010			605+		A(X15-RE15)	result length
0001001	04000000 07040700			606+RE15	DC	XL16' 0100030205040	07060908111013121514' \
0001384				+			expected result
000138C	09081110 13121514			CO7 · *			
0001204				607+*	DC	OE	
0001394	E010 0E00 100E		00001000	608+		OF	test instruction
0001394	E610 8E80 100E		00001080	609+X15		V1, V10UTPUT, 1	test instruction
000139A	07FB			610+	BR	R11	return
000139C				611+		R5	0100070605041110000015141010!
0001040				612			0100070605041110090815141312'
00013A0		00001040		613+	DS	OFD * DE	have for took data and took worth
00013A0	00001264	000013A0		614+	USING		base for test data and test routine
00013A0	000013C4			615+T16		A(X16)	address of test routine
00013A4	0010			616+	DC DC	H' 16'	test number
00013A6	00			617+		X' 00'	MD
00013A7	02 EFF2F2C2 D0404040			618+		X' 2'	MB
00013A8 00013B0	E5E2E3C2 D9404040			619+		CL8' VSTBR'	instruction name
41111115KU	00000010			<b>620</b> +		A(X16-RE16)	result length
0001000				621+RE16	DC	VI 1C! DODOD1DDD7DD	05041110090815141312' \

100013C    626+   626+   627   VRX   VSTBR, 3, XL16' 107060504030201001514131211100908'	<b>e</b> 1
10001362	
0001324   001013C4   0	
0001310	
100013C    626+   626+   627   VRX   VSTBR, 3, XL16' 107060504030201001514131211100908'	
0001310	
0001304   000144   630+117   DC   A(X17)   address of test routine	
1001316	
1001317   03	
DOI   18	
00013154   00000010   635+    DC   A(X17-RE17)   result length   636+RE17   DC   XL16'0706050403020100151431211100908	
00013E4 0760504 03020100	
00013E4   07606504 03020100	
10013F4	
10013F4   1001	
10013F4   610 8E80 300E   0001080   639+X17   87BR V1, V10UTPUT, 3   test instruction return   10013FA   07FB   640+	
OOI	
ORD   R5     641	
0001400	
0001400   00001404   0012   645+T18   DC   A(X18)   address of test routine   0001400   00001404   0012   646+ DC   F18'   test number   0001406   00   647+ DC   X' 00'   WB   0001407   04   648+ DC   X' 4'   MB   0001407   00001407   04   648+ DC   X' 4'   MB   0001410   00000010   650+ DC   C18' VSTBR'   instruction name   0001410   00000010   650+ DC   A(X18-RE18)   result length   0001412   00000010   00000010   00000010   00000010   00000010   00000010   00000000	
0001400   00001424   645+T18   DC   A(X18)   address of test routine   0001404   0012   646+   DC   H 18'   test number	
0001404   0012	
D001406   O0	
D001407   04	
0001408   E5E2E3C2   D9404040   649+   DC   CL8   VSTBR   instruction name   650+   DC   A(X18-RE18)   result length   650+   BC   XL16   151413121110090807060504033020100     expected result	
0001410   00000010   650+	
000141C 07060504 03020100	
0001424	
0001424	
0001424 E610 8E80 400E	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
657 * 658 VRX VSTER, 1, XL16' 14151213101108090607040502030001' 659+ DS OFD 0001430 00001454 660+ USING *, R5 base for test data and test routine 0001434 0013 662+ DC H' 19' test number 0001436 00 663+ DC X' 00' 0001437 01 664+ DC X' 1' M3 0001438 E5E2E3C5 D9404040 665+ DC CL8' VSTER' instruction name 0001440 0000010 666+ DC A(X19-RE19) result length 0001441 14151213 10110809 + expected result	
658	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
0001430       00001454       661+T19       DC       A(X19)       address of test routine         0001434       0013       662+       DC       H' 19'       test number         0001436       00       663+       DC       X' 00'         0001437       01       664+       DC       X' 1'       MB         0001438       E5E2E3C5       D9404040       665+       DC       CL8' VSTER'       i nstruction name         0001440       00000010       666+       DC       A(X19-RE19)       result length         667+RE19       DC       XL16' 14151213101108090607040502030001'       \         0001444       14151213       10110809       +       expected result	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
0001437 01       664+       DC X' 1'       MB         0001438 E5E2E3C5 D9404040       665+       DC CL8' VSTER' instruction name         0001440 00000010       666+       DC A(X19-RE19) result length         667+RE19 DC XL16' 14151213101108090607040502030001' \ expected result	
0001438       E5E2E3C5       D9404040       665+       DC       CL8' VSTER'       instruction name         0001440       00000010       666+       DC       A(X19-RE19)       result length         667+RE19       DC       XL16' 14151213101108090607040502030001'       \         0001444       14151213       10110809       +       expected result	
0001440 00000010 666+ DC A(X19-RE19) result length 667+RE19 DC XL16' 14151213101108090607040502030001' \ 0001444 14151213 10110809 + expected result	
$667+RE19$ DC XL16' $14151213101108090607040502030001' \ 0001444 14151213 10110809 + expected result$	
000144C $06070405$ $02030001$	
<b>668</b> +*	
0001454 669+ DS 0F	

DC

DC

A(T9)

A(T10)

**TEST &CUR** 

**TEST &CUR** 

720 +

721 +

000014E4


000014E8


00001250

MA Ver.	0. 7. 0 zvector- e6	5-02-stores (	Zvector E	o VRX stores)				02 Jun 2024	15: 59: 05	Page	20
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
		00000016	00000001	787 V22	EQU	22					
		00000017 00000018	00000001 00000001	788 V23 789 V24	EQU EQU	23 24					
		00000019	0000001	790 V25	EQU	<b>25</b>					
		0000001A 0000001B	00000001	791 V26 792 V27	EQU EQU	26 27					
		0000001C	00000001 00000001	793 V28 794 V29	EQU FOU	28 29					
		000001E	00000001	795 V30	EQU	22 23 24 25 26 27 28 29 30 31					
		000001F	0000001	797		31					
				798	END						

CVAROL			es (Zvector											٥2	Jun	2021	10.00	. 00	Page	2
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFE	RENCE	S													
EGI N	Ī	00000200	2	99	66	96	97													
r LRO	F	000003D4	4	239	106	107	108	109												
ECNUM	C	0000106E	16	283	157	159	165	167												
STEST	4	00000000	24	299	119															
STESTS	F	000014C4	4	709	112	100														
OIT NDTEST	X	00001042 00000264	18	278 142	158 117	166														
илтезт )J	U T	00000204 000003B8	4	229	145															
)JPSW	D	000003A8	8	227	229															
AI LED	F	000003A8 00001000	4	265	137	143														
AI LMSG	Ŭ	00001000	1	134	125	143														
ALLPSW	D	00000200 000003C0	8	231	233															
AI LTEST	ĩ	000003D0	4	233	146															
MAGE	1	00000000	5416	0																
. <del></del>	Ū	00000400	1	249	250	251	252													
84	Ū	00010000	$\bar{1}$	251																
3	X	0000007	$\bar{1}$	303	<b>164</b>															
}	Ū	00100000	1	252																
SG	I	000002F0	$\bar{4}$	193	176															
SGCMD	C	0000033A	9	219	206	207														
SGMSG	C	00000343	95	220	200	217	198													
SGMVC	${f I}$	00000334	6	217	204															
SGOK	$\mathbf{I}$	00000306	2	202	199															
SGRET	I	00000320	4	213	210															
<b>SGSAVE</b>	F	00000328	4	216	196	213														
EXTE6	U	00000222	1	114	128	140														
PNAME	C	8000000	8	305	162															
AGE	Ų	00001000	1	250																
RT3	C	00001058	18	281	158	159	160	166	167	168										
RTLINE	C	00001004	16	270	277	175														
RTLNG	U	0000003E	1	277	174															
RTMB	C	00001040	1	275	168															
RTNAME	C	0000102F	8	273																
RTNUM	C	00001014	3	271	160	100	100	100	107	170	171	4 77 77	100	100	100	000	000	010		
)	U	00000000	1	744	60	106	109	136	137	173	174	177	193	196	198	200	202	213		
	U	00000001	1	745	143	144	175	207	217											
10	U	000000A	<u> </u>	754	112	115	127	139	407	440	457	470	407	500	710	500	540	504	F 70	
11	U	000000B	1	755	122	123	397	412	427	442		472	487	502	318	333	<b>549</b>	<b>304</b>	3/9	
12	U	000000C	1	<b>756</b>	<b>594</b>	610	625	640	655	671	686	701								
12 13	Ü	0000000C	1	750 757																
13 [4	U	0000000D	1	758																
15	Ü	000000E	1	759	135	153	180	181												
2	Ü	00000001	1	739 746	156			165	173	176	177	194	196	202	203	204	206	213	214	
3	Ü	00000002	1	747	100	101	101	100	170	170	111	101	100	~0~	~00	~01	~00	~10	~11	
ļ	Ŭ	00000003	1	748																
	Ŭ	00000005	1	749	115	116	119	154	179	386	<b>398</b>	401	413	416	428	431	443	446	458	
			_	. 10	461	473	476	488	491	503	507	519	522	534	538	550	553	565	568	
					<b>580</b>	<b>583</b>	595	599	611	614	626	629	641	644	656	660	672	675	687	
	TI	0000000	1	750	690	702														
3	U	00000006	1	750 751																
7	U	00000007	1	751 759	O.C	00	100	101	100											
3	U	8000000	1 1	752 752	96	99		101	103											
	U	00000009	1	753	97	103	104													
) E1	X	000010E4	16	393	392															

MA Ver. 0.7.0						02 Jun 2024 15: 59: 05	age 24
SYMB0L			LENGTH		REFERENCES		
1' 0'	F H	000003DC 000003E0		4 243 2 244	136 193		





ASMA Ver. 0.7.0	0 zvector-e6-02-stores (Zvector E6 VRX stores)	02 Jun 2024 15: 59: 05	Page	27
STM	FILE NAME			
1 /devstor/	/dev/tests/zvector-e6-02-stores.asm			
** NO ERRORS FO	OUND **			