

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *****
				3 *
				4 *            Zvector E6 instruction tests for VRX encoded:
				5 *
				6 *            E609 VSTEBRH - VECTOR STORE BYTE REVERSED ELEMENT (16)
				7 *            E60A VSTEBRG - VECTOR STORE BYTE REVERSED ELEMENT (64)
				8 *            E60B VSTEBRF - VECTOR STORE BYTE REVERSED ELEMENT (32)
				9 *            E60E VSTBR    - VECTOR STORE BYTE REVERSED ELEMENTS
				10 *           E60F VSTER    - VECTOR STORE ELEMENTS REVERSED
				11 *
				12 *            James Wekel June 2024
				13 *****
				15 *****
				16 *
				17 *            basic instruction tests
				18 *
				19 *****
				20 *    This program tests proper functioning of the z/arch E6 VRX vector
				21 *    store instructions. Exceptions are not tested.
				22 *
				23 *    PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				24 *    obvious coding errors. None of the tests are thorough. They are
				25 *    NOT designed to test all aspects of any of the instructions.
				26 *
				27 *****
				28 *
				29 *            *Testcase VECTOR E6 VRX store instructions
				30 *            *
				31 *            *            Zvector E6 instruction tests for VRX encoded:
				32 *            *
				33 *            *            E609 VSTEBRH - VECTOR STORE BYTE REVERSED ELEMENT (16)
				34 *            *            E60A VSTEBRG - VECTOR STORE BYTE REVERSED ELEMENT (64)
				35 *            *            E60B VSTEBRF - VECTOR STORE BYTE REVERSED ELEMENT (32)
				36 *            *            E60E VSTBR    - VECTOR STORE BYTE REVERSED ELEMENTS
				37 *            *            E60F VSTER    - VECTOR STORE ELEMENTS REVERSED
				38 *            *
				39 *            *            # -----
				40 *            *            #    This tests only the basic function of the instruction.
				41 *            *            #    Exceptions are NOT tested.
				42 *            *            # -----
				43 *            *
				44 *    main size            2
				45 *    numcpu              1
				46 *    sysclear
				47 *    archlvl             z/Arch
				48 *
				49 *    loadcore            "\$ (testpath) /zvector-e6-02-stores.core" 0x0
				50 *
				51 *    diag8cmd            enable    # (needed for messages to Hercules console)
				52 *    runtest             2
				53 *    diag8cmd            disable   # (reset back to default)
				54 *
				55 *            *Done
				56 *



LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				74		
				75	*****	
				76	*	The actual "ZVE6TST" program itself...
				77	*****	
				78	*	
				79	*	Architecture Mode: z/Arch
				80	*	Register Usage:
				81	*	
				82	*	R0 (work)
				83	*	R1-4 (work)
				84	*	R5 Testing control table - current test base
				85	*	R6-R7 (work)
				86	*	R8 First base register
				87	*	R9 Second base register
				88	*	R10 E6TESTS register
				89	*	R11 E6TEST call return
				90	*	R12-R13 (work)
				91	*	R14 Subroutine call
				92	*	R15 Secondary Subroutine call or work
				93	*	
				94	*****	
00000200		00000200		96	USING BEGIN, R8	FIRST Base Register
00000200		00001200		97	USING BEGIN+4096, R9	SECOND Base Register
00000200	0580			99	BEGIN	INITIALIZE FIRST base register
00000202	0680			100	BCTR R8, 0	INITIALIZE FIRST base register
00000204	0680			101	BCTR R8, 0	INITIALIZE FIRST base register
00000206	4190 8800		00000800	103	LA R9, 2048(, R8)	INITIALIZE SECOND base register
0000020A	4190 9800		00000800	104	LA R9, 2048(, R9)	INITIALIZE SECOND base register
				105		
0000020E	B600 81D4		000003D4	106	STCTL R0, R0, CTLR0	Store CRO to enable AFP
00000212	9604 81D5		000003D5	107	OI CTLR0+1, X'04'	Turn on AFP bit
00000216	9602 81D5		000003D5	108	OI CTLR0+1, X'02'	Turn on Vector bit
0000021A	B700 81D4		000003D4	109	LCTL R0, R0, CTLR0	Reload updated CRO
				110		
				111	*	
0000021E	41A0 92C4		000014C4	112	LA R10, E6TESTS	get table of test addresses
				113		
		00000222	00000001	114	NEXTE6 EQU *	
00000222	5850 A000		00000000	115	L R5, 0(0, R10)	get test address
00000226	1255			116	LTR R5, R5	have a test?
00000228	4780 8064		00000264	117	BZ ENDTEST	done?
				118		
0000022C		00000000		119	USING E6TEST, R5	
0000022C	D20F 8E80 8EA0	00001080	000010A0	120	MVC V10OUTPUT, V1FUDGE	pollute v1 output (stored)
00000232	E710 8EB0 0006		000010B0	121	VL V1, V1INPUT	
00000238	58B0 5000		00000000	122	L R11, TSUB	get address of test routine
0000023C	05BB			123	BALR R11, R11	do test
0000023E	D50F 8E80 5014	00001080	00000014	124	CLC V10OUTPUT, RESULT	valid?
00000244	4770 8050		00000250	125	BNE FAILMSG	no, issue failed message
				126		
00000248	41A0 A004		00000004	127	LA R10, 4(0, R10)	next test address
0000024C	47F0 8022		00000222	128	B NEXTE6	
				129		





LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
					188	*****			
					189	*	Issue HERCULES MESSAGE pointed to by R1, length in R0		
					190	*	R2 = return address		
					191	*****			
000002F0	4900	81E0		000003E0	193	MSG	CH	R0, =H' 0'	Do we even HAVE a message?
000002F4	07D2				194		BNHR	R2	No, ignore
000002F6	9002	8128		00000328	196		STM	R0, R2, MSGSAVE	Save registers
000002FA	4900	81E2		000003E2	198		CH	R0, =AL2(L' MSGMSG)	Message length within limits?
000002FE	47D0	8106		00000306	199		BNH	MSGOK	Yes, continue
00000302	4100	005F		0000005F	200		LA	R0, L' MSGMSG	No, set to maximum
00000306	1820				202	MSGOK	LR	R2, R0	Copy length to work register
00000308	0620				203		BCTR	R2, 0	Minus-1 for execute
0000030A	4420	8134		00000334	204		EX	R2, MSGMVC	Copy message to 0/P buffer
0000030E	4120	200A		0000000A	206		LA	R2, 1+L' MSGCMD(, R2)	Calculate true command length
00000312	4110	813A		0000033A	207		LA	R1, MSGCMD	Point to true command
00000316	8312	0008			209		DC	X' 83' , X' 12' , X' 0008'	Issue Hercules Diagnose X' 008'
0000031A	4780	8120		00000320	210		BZ	MSGRET	Return if successful
0000031E	0000				211		DC	H' 0'	CRASH for debugging purposes
00000320	9802	8128		00000328	213	MSGRET	LM	R0, R2, MSGSAVE	Restore registers
00000324	07F2				214		BR	R2	Return to caller
00000328	00000000	00000000			216	MSGSAVE	DC	3F' 0'	Registers save area
00000334	D200	8143	1000	00000343	217	MSGMVC	MVC	MSGMSG(0), 0(R1)	Executed instruction
0000033A	D4E2C7D5	D6C8405C			219	MSGCMD	DC	C' MSGNOH * '	*** HERCULES MESSAGE COMMAND ***
00000343	40404040	40404040			220	MSGMSG	DC	CL95' '	The message text to be displayed
					221				
</									

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				223	*****
				224	*            Normal completion or Abnormal termination PSWs
				225	*****
000003A8	00020001 80000000			227	E0JPSW    DC    0D' 0' , X' 0002000180000000' , AD(0)
000003B8	B2B2 81A8		000003A8	229	E0J            LPSWE E0JPSW            Normal completion
000003C0	00020001 80000000			231	FAILPSW    DC    0D' 0' , X' 0002000180000000' , AD(X' BAD' )
000003D0	B2B2 81C0		000003C0	233	FAILTEST    LPSWE FAILPSW            Abnormal termination
				235	*****
				236	*            Working Storage
				237	*****
000003D4	00000000			239	CTLR0       DS    F            CRO
000003D8	00000000			240	DS    F
000003DC				242	LTORG ,            Literals pool
000003DC	00000001			243	=F' 1'
000003E0	0000			244	=H' 0'
000003E2	005F			245	=AL2(L' MSGMSG)
				246	
				247	*            some constants
				248	
		00000400	00000001	249	K            EQU    1024            One KB
		00001000	00000001	250	PAGE        EQU    (4*K)            Size of one page
		00010000	00000001	251	K64        EQU    (64*K)            64 KB
		00100000	00000001	252	MB        EQU    (K*K)            1 MB
				253	
		AABBCCDD	00000001	254	REG2PATT    EQU    X' AABBCCDD'            Polluted Register pattern
		000000DD	00000001	255	REG2LOW    EQU            X' DD'            (last byte above)





LOC	OBJECT	CODE	ADDR1	ADDR2	STMT	
					295	*****
					296	* E6TEST DSECT
					297	*****
					299	E6TEST DSECT ,
00000000	00000000				300	TSUB DC A(0) pointer to test
00000004	0000				301	TNUM DC H' 00' Test Number
00000006	00				302	DC X' 00'
00000007	00				303	MB DC X' 00' MB used
					304	
00000008	40404040	40404040			305	OPNAME DC CL8' ' E6 name
00000010	00000000				306	RELEN DC A(0) RESULT LENGTH
00000014	00000000				307	RESULT DC A(0)
					308	* EXPECTED RESULT
					309	**
					310	* test routine will be here (from VRX macro)
			00000000	00001527	312	ZVE6TST CSECT ,
000010D0					313	DS OF
					315	*****
					316	* Macros to help build test tables
					317	*****
					319	*
					320	* macro to generate individual test
					321	*
					322	MACRO
					323	VRX &INST, &MB, &RESULT
					324	. * &INST - VRX instruction under test
					325	. * &MB - m3 field
					326	. * &RESULT - XL16 result field
					327	GBLA &TNUM
					328	&TNUM SETA &TNUM+1
					329	
					330	DS OFD
					331	USING *, R5 base for test data and test routine
					332	
					333	T&TNUM DC A(X&TNUM) address of test routine
					334	DC H' &TNUM test number
					335	DC X' 00'
					336	DC X' &MB' MB
					337	DC CL8' &INST' instruction name
					338	DC A(X&TNUM RE&TNUM) result length
					339	RE&TNUM DC &RESULT expected result
					340	. *
					341	*
					342	DS OF
					343	X&TNUM &INST V1, V10OUTPUT, &MB test instruction
					344	BR R11 return
					345	



LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				372 *****
				373 * E6 VRX tests
				374 *****
				375 PRINT DATA
				376
				377 * E609 VSTEBRH - VECTOR STORE BYTE REVERSED ELEMENT (16)
				378 * E60A VSTEBRG - VECTOR STORE BYTE REVERSED ELEMENT (64)
				379 * E60B VSTEBRF - VECTOR STORE BYTE REVERSED ELEMENT (32)
				380 * E60E VSTBR - VECTOR STORE BYTE REVERSED ELEMENTS
				381 * E60F VSTER - VECTOR STORE ELEMENTS REVERSED
				382
				383 * VRX instruction, m3, 16 byte expected result
				384 VRX VSTEBRH, 0, XL16' 0100FFFFFFFFFFFFFFFFFFFFFFFF'
000010D0				385+ DS OFD
000010D0		000010D0		386+ USING *, R5 base for test data and test routine
000010D0	000010F4			387+T1 DC A(X1) address of test routine
000010D4	0001			388+ DC H' 1' test number
000010D6	00			389+ DC X' 00'
000010D7	00			390+ DC X' 0' MB
000010D8	E5E2E3C5 C2D9C840			391+ DC CL8' VSTEBRH' instruction name
000010E0	00000010			392+ DC A(X1-RE1) result length
				393+RE1 DC XL16' 0100FFFFFFFFFFFFFFFFFFFFFFFF' \
000010E4	0100FFFF FFFFFFFF			+ expected result
000010EC	FFFFFFFF FFFFFFFF			
				394+*
000010F4				395+ DS OF
000010F4	E610 8E80 0009		00001080	396+X1 VSTEBRH V1, V10UTPUT, 0 test instruction
000010FA	07FB			397+ BR R11 return
000010FC				398+ DROP R5
				399 VRX VSTEBRH, 1, XL16' 0302FFFFFFFFFFFFFFFFFFFFFFFF'
00001100				400+ DS OFD
00001100		00001100		401+ USING *, R5 base for test data and test routine
00001100	00001124			402+T2 DC A(X2) address of test routine
00001104	0002			403+ DC H' 2' test number
00001106	00			404+ DC X' 00'
00001107	01			405+ DC X' 1' MB
00001108	E5E2E3C5 C2D9C840			406+ DC CL8' VSTEBRH' instruction name
00001110	00000010			407+ DC A(X2-RE2) result length
				408+RE2 DC XL16' 0302FFFFFFFFFFFFFFFFFFFFFFFF' \
00001114	0302FFFF FFFFFFFF			+ expected result
0000111C	FFFFFFFF FFFFFFFF			
				409+*
00001124				410+ DS OF
00001124	E610 8E80 1009		00001080	411+X2 VSTEBRH V1, V10UTPUT, 1 test instruction
0000112A	07FB			412+ BR R11 return
0000112C				413+ DROP R5
				414 VRX VSTEBRH, 2, XL16' 0504FFFFFFFFFFFFFFFFFFFFFFFF'
00001130				415+ DS OFD
00001130		00001130		416+ USING *, R5 base for test data and test routine
00001130	00001154			417+T3 DC A(X3) address of test routine
00001134	0003			418+ DC H' 3' test number
00001136	00			419+ DC X' 00'
00001137	02			420+ DC X' 2' MB
00001138	E5E2E3C5 C2D9C840			421+ DC CL8' VSTEBRH' instruction name
00001140	00000010			422+ DC A(X3-RE3) result length
				423+RE3 DC XL16' 0504FFFFFFFFFFFFFFFFFFFFFFFF' \

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
00001144	0504FFFF FFFFFFFF			+	expected result
0000114C	FFFFFFFF FFFFFFFF				
00001154				424+*	
00001154	E610 8E80 2009		00001080	425+ DS OF	
0000115A	07FB			426+X3 VSTEBRH V1,V10UTPUT, 2	test instruction
0000115C				427+ BR R11	return
				428+ DROP R5	
				429 VRX VSTEBRH, 3, XL16' 0706FFFFFFFFFFFFFFFFFFFFFFFF'	
00001160				430+ DS OFD	
00001160		00001160		431+ USING *, R5	base for test data and test routine
00001160	00001184			432+T4 DC A(X4)	address of test routine
00001164	0004			433+ DC H' 4'	test number
00001166	00			434+ DC X' 00'	
00001167	03			435+ DC X' 3'	MB
00001168	E5E2E3C5 C2D9C840			436+ DC CL8' VSTEBRH'	instruction name
00001170	00000010			437+ DC A(X4- RE4)	result length
				438+RE4 DC XL16' 0706FFFFFFFFFFFFFFFFFFFFFFFF' \	
00001174	0706FFFF FFFFFFFF			+	expected result
0000117C	FFFFFFFF FFFFFFFF				
00001184				439+*	
00001184	E610 8E80 3009		00001080	440+ DS OF	
0000118A	07FB			441+X4 VSTEBRH V1,V10UTPUT, 3	test instruction
0000118C				442+ BR R11	return
				443+ DROP R5	
				444 VRX VSTEBRH, 4, XL16' 0908FFFFFFFFFFFFFFFFFFFFFFFF'	
00001190				445+ DS OFD	
00001190		00001190		446+ USING *, R5	base for test data and test routine
00001190	000011B4			447+T5 DC A(X5)	address of test routine
00001194	0005			448+ DC H' 5'	test number
00001196	00			449+ DC X' 00'	
00001197	04			450+ DC X' 4'	MB
00001198	E5E2E3C5 C2D9C840			451+ DC CL8' VSTEBRH'	instruction name
000011A0	00000010			452+ DC A(X5- RE5)	result length
				453+RE5 DC XL16' 0908FFFFFFFFFFFFFFFFFFFFFFFF' \	
000011A4	0908FFFF FFFFFFFF			+	expected result
000011AC	FFFFFFFF FFFFFFFF				
000011B4				454+*	
000011B4	E610 8E80 4009		00001080	455+ DS OF	
000011BA	07FB			456+X5 VSTEBRH V1,V10UTPUT, 4	test instruction
000011BC				457+ BR R11	return
				458+ DROP R5	
				459 VRX VSTEBRH, 5, XL16' 1110FFFFFFFFFFFFFFFFFFFFFFFF'	
000011C0				460+ DS OFD	
000011C0		000011C0		461+ USING *, R5	base for test data and test routine
000011C0	000011E4			462+T6 DC A(X6)	address of test routine
000011C4	0006			463+ DC H' 6'	test number
000011C6	00			464+ DC X' 00'	
000011C7	05			465+ DC X' 5'	MB
000011C8	E5E2E3C5 C2D9C840			466+ DC CL8' VSTEBRH'	instruction name
000011D0	00000010			467+ DC A(X6- RE6)	result length
				468+RE6 DC XL16' 1110FFFFFFFFFFFFFFFFFFFFFFFF' \	
000011D4	1110FFFF FFFFFFFF			+	expected result
000011DC	FFFFFFFF FFFFFFFF				
000011E4				469+*	
000011E4	E610 8E80 5009		00001080	470+ DS OF	
				471+X6 VSTEBRH V1,V10UTPUT, 5	test instruction

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000011EA	07FB			472+	BR	R11	return
000011EC				473+	DROP	R5	
				474	VRX	VSTEBRH, 6, XL16' 1312FFFFFFFFFFFFFFFFFFFFFFFF'	
000011F0				475+	DS	OFD	
000011F0		000011F0		476+	USING	*, R5	base for test data and test routine
000011F0	00001214			477+T7	DC	A(X7)	address of test routine
000011F4	0007			478+	DC	H' 7'	test number
000011F6	00			479+	DC	X' 00'	
000011F7	06			480+	DC	X' 6'	MB
000011F8	E5E2E3C5 C2D9C840			481+	DC	CL8' VSTEBRH'	instruction name
00001200	00000010			482+	DC	A(X7- RE7)	result length
				483+RE7	DC	XL16' 1312FFFFFFFFFFFFFFFFFFFFFFFF'	\
00001204	1312FFFF FFFFFFFF			+			expected result
0000120C	FFFFFFFF FFFFFFFF						
				484+*			
00001214				485+	DS	OF	
00001214	E610 8E80 6009		00001080	486+X7	VSTEBRH	V1, V10UTPUT, 6	test instruction
0000121A	07FB			487+	BR	R11	return
0000121C				488+	DROP	R5	
				489	VRX	VSTEBRH, 7, XL16' 1514FFFFFFFFFFFFFFFFFFFFFFFF'	
00001220				490+	DS	OFD	
00001220		00001220		491+	USING	*, R5	base for test data and test routine
00001220	00001244			492+T8	DC	A(X8)	address of test routine
00001224	0008			493+	DC	H' 8'	test number
00001226	00			494+	DC	X' 00'	
00001227	07			495+	DC	X' 7'	MB
00001228	E5E2E3C5 C2D9C840			496+	DC	CL8' VSTEBRH'	instruction name
00001230	00000010			497+	DC	A(X8- RE8)	result length
				498+RE8	DC	XL16' 1514FFFFFFFFFFFFFFFFFFFFFFFF'	\
00001234	1514FFFF FFFFFFFF			+			expected result
0000123C	FFFFFFFF FFFFFFFF						
				499+*			
00001244				500+	DS	OF	
00001244	E610 8E80 7009		00001080	501+X8	VSTEBRH	V1, V10UTPUT, 7	test instruction
0000124A	07FB			502+	BR	R11	return
0000124C				503+	DROP	R5	
				504 *			
				505	VRX	VSTEBRG, 0, XL16' 0706050403020100FFFFFFFFFFFFFFFF'	
00001250				506+	DS	OFD	
00001250		00001250		507+	USING	*, R5	base for test data and test routine
00001250	00001274			508+T9	DC	A(X9)	address of test routine
00001254	0009			509+	DC	H' 9'	test number
00001256	00			510+	DC	X' 00'	
00001257	00			511+	DC	X' 0'	MB
00001258	E5E2E3C5 C2D9C740			512+	DC	CL8' VSTEBRG'	instruction name
00001260	00000010			513+	DC	A(X9- RE9)	result length
				514+RE9	DC	XL16' 0706050403020100FFFFFFFFFFFFFFFF'	\
00001264	07060504 03020100			+			expected result
0000126C	FFFFFFFF FFFFFFFF						
				515+*			
00001274				516+	DS	OF	
00001274	E610 8E80 000A		00001080	517+X9	VSTEBRG	V1, V10UTPUT, 0	test instruction
0000127A	07FB			518+	BR	R11	return
0000127C				519+	DROP	R5	
				520	VRX	VSTEBRG, 1, XL16' 1514131211100908FFFFFFFFFFFFFFFF'	
00001280				521+	DS	OFD	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00001280		00001280		522+	USING *,R5	base for test data and test routine
00001280	000012A4			523+T10	DC A(X10)	address of test routine
00001284	000A			524+	DC H' 10'	test number
00001286	00			525+	DC X' 00'	
00001287	01			526+	DC X' 1'	MB
00001288	E5E2E3C5 C2D9C740			527+	DC CL8' VSTEBRG'	instruction name
00001290	00000010			528+	DC A(X10- RE10)	result length
				529+RE10	DC XL16' 1514131211100908FFFFFFFFFFFFFFFF' \	
00001294	15141312 11100908			+		expected result
0000129C	FFFFFFFF FFFFFFFF					
				530+*		
000012A4				531+	DS 0F	
000012A4	E610 8E80 100A		00001080	532+X10	VSTEBRG V1,V10UTPUT, 1	test instruction
000012AA	07FB			533+	BR R11	return
000012AC				534+	DROP R5	
				535 *		
				536	VRX VSTEBRF, 0, XL16' 03020100FFFFFFFFFFFFFFFFFFFFFFFF'	
000012B0				537+	DS 0FD	
000012B0		000012B0		538+	USING *,R5	base for test data and test routine
000012B0	000012D4			539+T11	DC A(X11)	address of test routine
000012B4	000B			540+	DC H' 11'	test number
000012B6	00			541+	DC X' 00'	
000012B7	00			542+	DC X' 0'	MB
000012B8	E5E2E3C5 C2D9C640			543+	DC CL8' VSTEBRF'	instruction name
000012C0	00000010			544+	DC A(X11- RE11)	result length
				545+RE11	DC XL16' 03020100FFFFFFFFFFFFFFFFFFFFFFFF' \	
000012C4	03020100 FFFFFFFF			+		expected result
000012CC	FFFFFFFF FFFFFFFF					
				546+*		
000012D4				547+	DS 0F	
000012D4	E610 8E80 000B		00001080	548+X11	VSTEBRF V1,V10UTPUT, 0	test instruction
000012DA	07FB			549+	BR R11	return
000012DC				550+	DROP R5	
				551	VRX VSTEBRF, 1, XL16' 07060504FFFFFFFFFFFFFFFFFFFFFFFF'	
000012E0				552+	DS 0FD	
000012E0		000012E0		553+	USING *,R5	base for test data and test routine
000012E0	00001304			554+T12	DC A(X12)	address of test routine
000012E4	000C			555+	DC H' 12'	test number
000012E6	00			556+	DC X' 00'	
000012E7	01			557+	DC X' 1'	MB
000012E8	E5E2E3C5 C2D9C640			558+	DC CL8' VSTEBRF'	instruction name
000012F0	00000010			559+	DC A(X12- RE12)	result length
				560+RE12	DC XL16' 07060504FFFFFFFFFFFFFFFFFFFFFFFF' \	
000012F4	07060504 FFFFFFFF			+		expected result
000012FC	FFFFFFFF FFFFFFFF					
				561+*		
00001304				562+	DS 0F	
00001304	E610 8E80 100B		00001080	563+X12	VSTEBRF V1,V10UTPUT, 1	test instruction
0000130A	07FB			564+	BR R11	return
0000130C				565+	DROP R5	
				566	VRX VSTEBRF, 2, XL16' 11100908FFFFFFFFFFFFFFFFFFFFFFFF'	
00001310				567+	DS 0FD	
00001310		00001310		568+	USING *,R5	base for test data and test routine
00001310	00001334			569+T13	DC A(X13)	address of test routine
00001314	000D			570+	DC H' 13'	test number
00001316	00			571+	DC X' 00'	



LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001317	02			572+	DC	X' 2'	MB
00001318	E5E2E3C5 C2D9C640			573+	DC	CL8' VSTEBRF'	instruction name
00001320	00000010			574+	DC	A(X13- RE13)	result length
00001324	11100908 FFFFFFFF			575+RE13	DC	XL16' 11100908FFFFFFFFFFFFFFFFFFFFFFFF' \	expected result
0000132C	FFFFFFFF FFFFFFFF			+			
00001334				576+*			
00001334	E610 8E80 200B		00001080	577+	DS	OF	
0000133A	07FB			578+X13	VSTEBRF	V1, V10OUTPUT, 2	test instruction
0000133C				579+	BR	R11	return
				580+	DROP	R5	
				581	VRX	VSTEBRF, 3, XL16' 15141312FFFFFFFFFFFFFFFFFFFFFFFF'	
00001340		00001340		582+	DS	OFD	
00001340	00001364			583+	USING	*, R5	base for test data and test routine
00001340	000E			584+T14	DC	A(X14)	address of test routine
00001344	000E			585+	DC	H' 14'	test number
00001346	00			586+	DC	X' 00'	
00001347	03			587+	DC	X' 3'	MB
00001348	E5E2E3C5 C2D9C640			588+	DC	CL8' VSTEBRF'	instruction name
00001350	00000010			589+	DC	A(X14- RE14)	result length
00001354	15141312 FFFFFFFF			590+RE14	DC	XL16' 15141312FFFFFFFFFFFFFFFFFFFFFFFF' \	expected result
0000135C	FFFFFFFF FFFFFFFF			+			
00001364				591+*			
00001364	E610 8E80 300B		00001080	592+	DS	OF	
0000136A	07FB			593+X14	VSTEBRF	V1, V10OUTPUT, 3	test instruction
0000136C				594+	BR	R11	return
				595+	DROP	R5	
				596 *			
00001370		00001370		597	VRX	VSTBR, 1, XL16' 01000302050407060908111013121514'	
00001370				598+	DS	OFD	
00001370	00001394			599+	USING	*, R5	base for test data and test routine
00001374	000F			600+T15	DC	A(X15)	address of test routine
00001376	00			601+	DC	H' 15'	test number
00001376	00			602+	DC	X' 00'	
00001377	01			603+	DC	X' 1'	MB
00001378	E5E2E3C2 D9404040			604+	DC	CL8' VSTBR'	instruction name
00001380	00000010			605+	DC	A(X15- RE15)	result length
00001384	01000302 05040706			606+RE15	DC	XL16' 01000302050407060908111013121514' \	expected result
0000138C	09081110 13121514			+			
00001394				607+*			
00001394	E610 8E80 100E		00001080	608+	DS	OF	
0000139A	07FB			609+X15	VSTBR	V1, V10OUTPUT, 1	test instruction
0000139C				610+	BR	R11	return
				611+	DROP	R5	
				612	VRX	VSTBR, 2, XL16' 03020100070605041110090815141312'	
000013A0		000013A0		613+	DS	OFD	
000013A0	000013C4			614+	USING	*, R5	base for test data and test routine
000013A0	0010			615+T16	DC	A(X16)	address of test routine
000013A4	0010			616+	DC	H' 16'	test number
000013A6	00			617+	DC	X' 00'	
000013A7	02			618+	DC	X' 2'	MB
000013A8	E5E2E3C2 D9404040			619+	DC	CL8' VSTBR'	instruction name
000013B0	00000010			620+	DC	A(X16- RE16)	result length
				621+RE16	DC	XL16' 03020100070605041110090815141312' \	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000013B4	03020100 07060504			+		expected result	
000013BC	11100908 15141312						
000013C4				622+*			
000013C4	E610 8E80 200E		00001080	623+	DS	OF	
000013CA	07FB			624+X16	VSTBR	V1, V10OUTPUT, 2	test instruction
000013CC				625+	BR	R11	return
				626+	DROP	R5	
				627	VRX	VSTBR, 3, XL16' 07060504030201001514131211100908'	
000013D0				628+	DS	OFD	
000013D0		000013D0		629+	USING	*, R5	base for test data and test routine
000013D0	000013F4			630+T17	DC	A(X17)	address of test routine
000013D4	0011			631+	DC	H' 17'	test number
000013D6	00			632+	DC	X' 00'	
000013D7	03			633+	DC	X' 3'	MB
000013D8	E5E2E3C2 D9404040			634+	DC	CL8' VSTBR'	instruction name
000013E0	00000010			635+	DC	A(X17- RE17)	result length
				636+RE17	DC	XL16' 07060504030201001514131211100908' \	
000013E4	07060504 03020100			+		expected result	
000013EC	15141312 11100908						
000013F4				637+*			
000013F4	E610 8E80 300E		00001080	638+	DS	OF	
000013FA	07FB			639+X17	VSTBR	V1, V10OUTPUT, 3	test instruction
000013FC				640+	BR	R11	return
				641+	DROP	R5	
				642	VRX	VSTBR, 4, XL16' 15141312111009080706050403020100'	
00001400				643+	DS	OFD	
00001400		00001400		644+	USING	*, R5	base for test data and test routine
00001400	00001424			645+T18	DC	A(X18)	address of test routine
00001404	0012			646+	DC	H' 18'	test number
00001406	00			647+	DC	X' 00'	
00001407	04			648+	DC	X' 4'	MB
00001408	E5E2E3C2 D9404040			649+	DC	CL8' VSTBR'	instruction name
00001410	00000010			650+	DC	A(X18- RE18)	result length
				651+RE18	DC	XL16' 15141312111009080706050403020100' \	
00001414	15141312 11100908			+		expected result	
0000141C	07060504 03020100						
00001424				652+*			
00001424	E610 8E80 400E		00001080	653+	DS	OF	
0000142A	07FB			654+X18	VSTBR	V1, V10OUTPUT, 4	test instruction
0000142C				655+	BR	R11	return
				656+	DROP	R5	
				657 *			
00001430				658	VRX	VSTER, 1, XL16' 14151213101108090607040502030001'	
00001430		00001430		659+	DS	OFD	
00001430	00001454			660+	USING	*, R5	base for test data and test routine
00001434	0013			661+T19	DC	A(X19)	address of test routine
00001436	00			662+	DC	H' 19'	test number
00001437	01			663+	DC	X' 00'	
00001437	01			664+	DC	X' 1'	MB
00001438	E5E2E3C5 D9404040			665+	DC	CL8' VSTER'	instruction name
00001440	00000010			666+	DC	A(X19- RE19)	result length
				667+RE19	DC	XL16' 14151213101108090607040502030001' \	
00001444	14151213 10110809			+		expected result	
0000144C	06070405 02030001						
00001454				668+*			
				669+	DS	OF	



LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00001454	E610 8E80 100F		00001080	670+X19	VSTER V1, V10OUTPUT, 1	test instruction
0000145A	07FB			671+	BR R11	return
0000145C				672+	DROP R5	
				673	VRX VSTER, 2, XL16' 12131415080910110405060700010203'	
00001460				674+	DS OFD	
00001460		00001460		675+	USING *, R5	base for test data and test routine
00001460	00001484			676+T20	DC A(X20)	address of test routine
00001464	0014			677+	DC H' 20'	test number
00001466	00			678+	DC X' 00'	
00001467	02			679+	DC X' 2'	MB
00001468	E5E2E3C5 D9404040			680+	DC CL8' VSTER'	instruction name
00001470	00000010			681+	DC A(X20- RE20)	result length
				682+RE20	DC XL16' 12131415080910110405060700010203' \	expected result
00001474	12131415 08091011			+		
0000147C	04050607 00010203					
				683+*		
00001484				684+	DS OF	
00001484	E610 8E80 200F		00001080	685+X20	VSTER V1, V10OUTPUT, 2	test instruction
0000148A	07FB			686+	BR R11	return
0000148C				687+	DROP R5	
				688	VRX VSTER, 3, XL16' 08091011121314150001020304050607'	
00001490				689+	DS OFD	
00001490		00001490		690+	USING *, R5	base for test data and test routine
00001490	000014B4			691+T21	DC A(X21)	address of test routine
00001494	0015			692+	DC H' 21'	test number
00001496	00			693+	DC X' 00'	
00001497	03			694+	DC X' 3'	MB
00001498	E5E2E3C5 D9404040			695+	DC CL8' VSTER'	instruction name
000014A0	00000010			696+	DC A(X21- RE21)	result length
				697+RE21	DC XL16' 08091011121314150001020304050607' \	expected result
000014A4	08091011 12131415			+		
000014AC	00010203 04050607					
				698+*		
000014B4				699+	DS OF	
000014B4	E610 8E80 300F		00001080	700+X21	VSTER V1, V10OUTPUT, 3	test instruction
000014BA	07FB			701+	BR R11	return
000014BC				702+	DROP R5	
				703		
000014BC	00000000			704	DC F' 0'	END OF TABLE
000014C0	00000000			705	DC F' 0'	
				706 *		
				707 *	table of pointers to individual load test	
				708 *		
000014C4				709 E6TESTS	DS OF	
				710	PTTABLE	
000014C4				711+TTABLE	DS OF	
000014C4	000010D0			712+	DC A(T1)	TEST &CUR
000014C8	00001100			713+	DC A(T2)	TEST &CUR
000014CC	00001130			714+	DC A(T3)	TEST &CUR
000014D0	00001160			715+	DC A(T4)	TEST &CUR
000014D4	00001190			716+	DC A(T5)	TEST &CUR
000014D8	000011C0			717+	DC A(T6)	TEST &CUR
000014DC	000011F0			718+	DC A(T7)	TEST &CUR
000014E0	00001220			719+	DC A(T8)	TEST &CUR
000014E4	00001250			720+	DC A(T9)	TEST &CUR
000014E8	00001280			721+	DC A(T10)	TEST &CUR



LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				740	*****		
				741	*	Register equates	
				742	*****		
		00000000	00000001	744	R0	EQU	0
		00000001	00000001	745	R1	EQU	1
		00000002	00000001	746	R2	EQU	2
		00000003	00000001	747	R3	EQU	3
		00000004	00000001	748	R4	EQU	4
		00000005	00000001	749	R5	EQU	5
		00000006	00000001	750	R6	EQU	6
		00000007	00000001	751	R7	EQU	7
		00000008	00000001	752	R8	EQU	8
		00000009	00000001	753	R9	EQU	9
		0000000A	00000001	754	R10	EQU	10
		0000000B	00000001	755	R11	EQU	11
		0000000C	00000001	756	R12	EQU	12
		0000000D	00000001	757	R13	EQU	13
		0000000E	00000001	758	R14	EQU	14
		0000000F	00000001	759	R15	EQU	15
				761	*****		
				762	*	Register equates	
				763	*****		
		00000000	00000001	765	V0	EQU	0
		00000001	00000001	766	V1	EQU	1
		00000002	00000001	767	V2	EQU	2
		00000003	00000001	768	V3	EQU	3
		00000004	00000001	769	V4	EQU	4
		00000005	00000001	770	V5	EQU	5
		00000006	00000001	771	V6	EQU	6
		00000007	00000001	772	V7	EQU	7
		00000008	00000001	773	V8	EQU	8
		00000009	00000001	774	V9	EQU	9
		0000000A	00000001	775	V10	EQU	10
		0000000B	00000001	776	V11	EQU	11
		0000000C	00000001	777	V12	EQU	12
		0000000D	00000001	778	V13	EQU	13
		0000000E	00000001	779	V14	EQU	14
		0000000F	00000001	780	V15	EQU	15
		00000010	00000001	781	V16	EQU	16
		00000011	00000001	782	V17	EQU	17
		00000012	00000001	783	V18	EQU	18
		00000013	00000001	784	V19	EQU	19
		00000014	00000001	785	V20	EQU	20
		00000015	00000001	786	V21	EQU	21















DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

**Entry: 0**

Image	IMAGE	5416	0000-1527	0000-1527
Region		5416	0000-1527	0000-1527
CSECT	ZVE6TST	5416	0000-1527	0000-1527

STMT	FILE NAME
------	-----------

1	/devstor/dev/tests/zvector-e6-02-stores.asm
---	---

**\*\* NO ERRORS FOUND \*\***