	0. 7. 0 zvector- e6-	Pack (Z)	ector Eo	VSI unpack/store) 18 Jun 2024 18: 57: 15 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 ************************************
				4 * Zvector E6 instruction tests for VSI encoded: 5 *
				6 * E63C VUPKZ - VECTOR UNPACK ZONED 7 * E63D VSTRL - VECTOR STORE RIGHTMOST WITH LENGTH
				8 * 9 * James Wekel June 2024
				10 **********************
				12 ************************************
				14 * basic instruction tests 15 *
				16 **********************
				17 * This program tests proper functioning of the z/arch E6 VSI vector 18 * unpack/store instructions. Exceptions are not tested.
				19 * 20 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch 21 * obvious coding errors. None of the tests are thorough. They are
				22 * NOT designed to test all aspects of any of the instructions. 23 * 24 *******************************
				25 * 26 * *Testcase VECTOR E6 VSI unpack/store instructions
				27 * * 28 * * Zvector E6 instruction tests for VSI encoded: 29 * *
				30 * * E63C VUPKZ - VECTOR UNPACK ZONED 31 * * E63D VSTRL - VECTOR STORE RIGHTMOST WITH LENGTH 32 * *
				33 * * #
				36 * * # 37 * *
				39 * numcpu 1
				40 * sysclear 41 * archlyl z/Arch
				42 * 43 * loadcore "\$(testpath)/zvector-e6-04-unpack.core" 0x0 44 *
				45 * diag8cmd enable # (needed for messages to Hercules console) 46 * runtest 2
				47 * diag8cmd disable # (reset back to default) 48 *
				49 * *Done 50 *
				51 **********************

	45554	4.0000				
OBJECT CODE	ADDR1	ADDR2	STMT			
			108 ****** 109 * 110 *****		ore PSWs	*************
	00000000 00000000	000018DB	113			Low core addressability
	00000140	00000000		PSW EQU	ZVE6TST+X' 140'	z/Arch Supervisor call old PSW
00000001 80000000 00000000 00000200	00000000	000001A0	117 118 119	ORG DC DC	ZVE6TST+X' 1A0' X' 0000000180000000' AD(BEGIN)	z/Architecure RESTART PSW
00020001 80000000 0000000 0000DEAD	000001B0	000001D0	121 122 123	ORG DC DC	ZVE6TST+X' 1D0' X' 0002000180000000' AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW
	000001E0	00000200	125	ORG	ZVE6TST+X' 200'	Start of actual test program
	00000000 00000200 00020001 80000000	00000000 0000001 80000000 00000000 00000200  00020001 80000000 00002001 80000000 00000000 00000EAD	00000000 000000140 00000000 00000001 80000000 00000000 00000200 00000180 000001D0 00000000 0000DEAD	109 * 110 ******  00000000 000018DB 112 ZVE6TS 00000000 113 114 00000140 00000000 115 SV0LDB  00000001 80000000 00000000 117 118 00000000 00000200 119  00000001 80000000 00001B0 000001D0 121 00020001 80000000 00001B0 122 00000000 0000DEAD 123	109 * Low c 110 ************  00000000 000018DB 112 ZVE6TST START 00000000 113 USING 114  00000140 0000000 115 SVOLDPSW EQU  00000001 80000000 0000000 000001A0 117 ORG 00000000 00000200 118 DC 119 DC  00020001 80000000 000001B0 000001D0 121 ORG 00020001 80000000 000001B0 000001D0 122 DC 00000000 0000DEAD 123 DC	109 * Low core PSWs   110 *********************************

	0. 7. 0 zvector- e6-	-		-	- /		18 Jun 2024 18: 57: 15 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				127		ال ماد	************
				128 *******	`~~~~~	The actual "7VI	
				120 ******	*****	**************************************	E6TST" program itself
				131 *			
					tectur	e Mode: z/Arch	
				133 * Regis	ster Us	age:	
				134 *	,	1	
				135 * R0		work)	
				136 * R1-4 137 * R5	•	work) esting control to	able - current test base
				138 * R6-F		work)	ibic current test base
				139 * R8	`	irst base registe	er
				140 * R9	<u>S</u>	econd base regist	ter
				141 * R10		hird base registe	
				142 * R11 143 * R12		6TEST call returi 6TESTS register	1
				143 R12		work)	
				145 * R14		ubroutine call	
				146 * R15	S	econdary Subrouti	ne call or work
				147 *	*****	***	< * * * * * * * * * * * * * * * * * * *
				140	1-1-1-1-1-1- <b>1</b> -1		*************
000200		00000200		150	USING	BEGIN, R8	FIRST Base Register
000200		00001200		151	<b>USING</b>		SECOND Base Register
000200		00002200		152	USING	BEGIN+8192, R10	
000200	0580			154 BEGIN	BALR	DQ A	Initalize FIRST base register
000202	0680			154 DEGIN	BCTR		Initalize FIRST base register
000204	0680			156	BCTR		Initalize FIRST base register
000000	4400 0000			450	- 1	DO 0040( DO)	T A . 14 GEGOVE 1
000206 00020A	4190 8800 4190 9800		00000800	158	LA LA	R9, 2048(, R8)	Initalize SECOND base register
UUUZUA	4190 9800		00000800	159 160	LA	R9, 2048(, R9)	Initalize SECOND base register
00020E	41A0 9800		00000800	161	LA	R10, 2048(, R9)	Initalize THIRD base register
000212			00000800	162	LA	R10, 2048(, R10)	Initalize THIRD base register
000010	P000 0016		00000115	163	0	DO DO OTTE DO	G. GDO . III AVD
000216 00021A	B600 82AC		000004AC	164		RO, RO, CTLRO	Store CRO to enable AFP
00021A 00021E	9604 82AD 9602 82AD		000004AD 000004AD	165 166	0I 0I	CTLR0+1, X' 04' CTLR0+1, X' 02'	Turn on AFP bit Turn on Vector bit
00021E	B700 82AC		000004AD 000004AC	167		RO, RO, CTLRO	Reload updated CRO
				168			•
							*************
							lity installed (bit 134)
				171 ******* 172		······································	· · · · · · · · · · · · · · · · · · ·
				173	FCHEC	K 134, 'vector-pac	cked-decimal'
000226	47F0 80B0		000002B0	174+	В	X0001	
				175+*			Fcheck data area
000004	40404040 40404040			176+*	DC	al al	ski p messgae
00022A	40404040 40404040			177+SKT0001	DC DC		oping tests: '
000244 000259	A58583A3 96996097 40868183 899389A3			178+ 179+	DC DC	C' vector-packed-	t 134) is not installed.'
	TOOLOT OLDOON	00000054	0000001	180+SKL0001	EQU	*- SKT0001	. 104) 13 HOC THSCALLEU.
000233		<b>UUUUUU034</b>	VVVVVVVI	100+901/0001	LWU	- 2110001	
000£33		0000054	0000001	181+* 182+	Equ	FD	facility bits

ASMA Ver.	0. 7. 0 zvector-e6-0	4- pack (Zv	ector E6 V	/SI unpack/stor	<b>e</b> )		18 Jun 2024 18: 57: 15 Pa	age	5
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
00000288 000002A8	00000000 00000000 00000000 00000000			183+FB0001 184+	DS DS	4FD FD	gap		
000002B0	4100 0004	000002В0	00000001 00000004	185+* 186+X0001 187+	EQU LA	* R0, ((X0001-FB0001)/8)-1			
000002B4 000002B8 000002BC	B2B0 8088 B982 0000 4300 8098		00000288	188+ 189+ 190+	STFLE	FB0001 RO, RO RO, FB0001+16	get facility bits get fbit byte		
000002BC 000002C0 000002C4	5400 82B4 4770 80D8		00000238 000004B4 000002D8	191+ 192+ 193+*	N BNZ	RO, =F' 2' XC0001	is bit set?		
					ty bit	not set, issue message	and exit		
000002C8	4100 0054		0000054	196+	LA	RO, SKL0001	message length		
000002CC 000002D0 000002D4	4110 802A 4520 81C8 47F0 8290		0000022A 000003C8 00000490	197+ 198+ 199+	LA BAL B	R1, SKT0001 R2, MSG E0J	message address		
		000002D8	00000001	200+XC0001	EQU	*			

3:	<b>57</b> :	15	Page	8
•	07.	10	ruge	·

own ver.	0. 7. 0 zvector- e6- (	7 - Parezz (= )		<b></b>	-,		18 Jun 2024 18: 57: 15 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				265 ******	****	*******	**********
				266 * 267 ******	<b>RPTE</b> :	RROR ********	<b>Report instruction test in error</b> **********************************
000034C	50F0 81B0		000003B0	269 RPTERROI		R15, RPTSAVE	Save return address
0000350	5050 81B4		000003B4	270 271 *	ST	R5, RPTSVR5	Save R5
0000354	4820 5004		0000004	272	LH	R2, TNUM	get test number and convert
0000358	4E20 8E72		00001072	273	CVD	R2, DECNUM	8
000035C	D211 8E5C 8E46	0000105C	00001046	274	MVC	PRT3, EDIT	
0000362	DE11 8E5C 8E72	0000105C	00001072	275	ED	PRT3, DECNUM	
0000368	D202 8E18 8E69	00001018	00001069	276 277	MVC	PRTNUM(3), PRT3+13	fill in message with test #
000036E	D207 8E33 5008	00001033	00000008	278	MVC	PRTNAME, OPNAME	fill in message with instruction
0000074	B000 0000			279 *	van	DO DO	
0000374	B982 0022		0000007	280	XGR	R2, R2	IOI
0000378	4320 5007		00000007	281	IC	R2, I3	get I3 and convert
000037C 0000380	4E20 8E72 D211 8E5C 8E46	0000105C	00001072 00001046	282 283	CVD MVC	R2, DECNUM PRT3, EDIT	
0000386	DE11 8E5C 8E72	0000105C	00001040	284	ED ED	PRT3, DECNUM	
000038C	D201 8E44 8E6A	00001030	00001072 0000106A	285	MVC	PRTI 3(2), PRT3+14	fill in message with i3 field
				287 *			
				288 *	Use 1	Hercules Diagnose fo	r Message to console
				289 *			
0000392	9002 81B8		000003B8	290	STM	RO, R2, RPTDWSAV	save regs used by MSG
0000396	4100 003E		0000003E	291	LA	RO, PRTLNG	message length
000039A	4110 8E08		00001008	292	LA	R1, PRTLINE	messagfe address
000039E	4520 81C8		000003C8	293	BAL	R2, MSG	call Hercules console MSG display
00003A2	9802 81B8		000003B8	294	LM	RO, R2, RPTDWSAV	restore regs
00003A6	5850 81B4		000003B4	296	L	R5, RPTSVR5	Restore R5
	58F0 81B0		000003B4	297	Ĺ	R15, RPTSAVE	Restore return address
00003AE	07FF		3000000	298	BR	R15	Return to caller
00003B0	0000000			300 RPTSAVE	DC	F' 0'	R15 save area
00003B4	00000000			301 RPTSVR5		F' 0'	R5 save area
0003B8	0000000 00000000			303 RPTDWSAV	/ DC	2D' 0'	RO-R2 save area for MSG call

ASMA Ver.	0.7.0 zvector-e6-0	4- pack (Zv	ector E6 V	SI unpack/stor	e)		18 Jun 2024 18: 57: 15 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				305 ******* 306 * 307 * 308 ******		R2 = return address	**************************************
000003C8 000003CC	4900 82C0 07D2		000004C0	310 MSG 311	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
000003CE	9002 8204		00000404	313	STM	RO, R2, MSGSAVE	Save registers
000003D2 000003D6 000003DA	4900 82C2 47D0 81DE 4100 005F		000004C2 000003DE 0000005F	315 316 317	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
000003DE 000003E0 000003E2	1820 0620 4420 8210		00000410	319 MSGOK 320 321	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
	4120 200A 4110 8216		0000000A 00000416	323 324	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
000003EE 000003F2	83120008 4780 81FE		000003FE	326 327	DC BZ	X' 83' , X' 12' , X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
000003F6 000003F8	1222 4780 81FE		000003FE	328 329 330	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
000003FC	0000			331 332	DC	Н' О'	CRASH for debugging purposes
000003FE 00000402	9802 8204 07F2		00000404	334 MSGRET 335	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
00000404 00000410	00000000 00000000 D200 821F 1000	0000041F	00000000	337 MSGSAVE 338 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
	D4E2C7D5 D6C8405C 40404040 40404040			340 MSGCMD 341 MSGMSG 342	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0.7.0 zvector-e6-0	94- pack (Zv	ector E6 V	/SI unp	ack/store	e)		18 Jun 2024 18: 57: 15 Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
				344 345 346	****** * ******	****** Normal *****		**************************************	
00000480	00020001 80000000			348	<b>EOJPSW</b>	DC	OD' O' , X' 0002000	018000000', AD(0)	
00000490	B2B2 8280		00000480	<b>350</b> ]	E0J	LPSWE	<b>EOJPSW</b>	Normal completion	
00000498	00020001 80000000			<b>352</b> ]	FAI LPSW	DC	OD' O' , X' 000200	018000000', AD(X'BAD')	
000004A8	B2B2 8298		00000498	<b>354</b>	FAI LTEST	LPSWE	FAILPSW	Abnormal termination	
				356 357 358			**************************************	***************	
000004AC	0000000			360	CTLRO	DS	F	CRO	
000004B0				361		DS	F		
	00000002 00001838			363 364 365		LTORG	, =F' 2' =A(E6TESTS)	Literals pool	
000004BC 000004C0				366 367 368			=F' 1' =H' 0' =AL2(L' MSGMSG)		
				369 370 371	*	some o	constants		
		00000400 00001000 00010000	00000001 00000001	372 ] 373 ] 374 ]	PAGE K64	EQU EQU EQU	1024 (4*K) (64*K)	One KB Size of one page 64 KB	
		00100000		375 ] 376		EQU	(K*K)	1 MB Polluted Pogiston nottons	
		AABBCCDD 00000DD		378	REG2PATT REG2LOW	EQU	X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

ASMA Ver.	0. 7. 0 zvector-e6-0	04-pack (Zv	ector E6 V	SI unpack/stor	re)		18 Jun 2024 18: 57: 15 Page	12
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				421 ******** 422 * 423 ******	E6TEST	DSECT	**************************************	
00000000 00000004 00000006	0000			425 E6TEST 426 TSUB 427 TNUM 428	DC H	(0) '00' '00'	pointer to test Test Number	
0000007	00			429 I3 430	DC H	L1' 00'	i3 used	
	40404040 40404040 00000000 00000000			431 OPNAME 432 RELEN 433 RESULT	DC A	L8' ' (0) (0)	E6 name RESULT LENGTH	
				434 * 435 ** 436 *		D RESULT	e here (from VSI macro)	
				430	test 10	utine will be	e nere (110m vsi macro)	
000010F0		00000000	000018DB	438 ZVE6TST 439	CSECT , DS 01	F		
				<b>11</b> *******	<******	*****	************	
					acros to	help build to		
				445 * 446 * macro 447 *	to genera	ate individua	al test	
				448 449 450 451 &A3		INST, &I3 A3		
				452 . * 453 . *			&INST - VSI instruction under test &i3 - i3 field	
				454 455 &TNUM 456 .*	GBLA & SETA &	TNUM TNUM+1	set result compare length	
				457 458 &RLEN 459	LCLA & SETA 10	RLEN 6 &A3 LE 15).GI		
				460 &RLEN 461 . GEN 462 . *	SETA 32 ANOP	2	ompare length = &RLEN.'	
				463 464 465		FD	base for test data and test routine	
				466 467 T&TNUM 468	DC A	(X&TNUM) '&TNUM'	address of test routine test number	
				469 470 471	DC H	' 00' L1' &I 3' L8' &I NST'	i3 instruction name	

E604 8E90 103C

F7F8F9F0 D1FFFFFF

FFFFFFF FFFFFFF

07FB

ASMA Ver. 0.7.0 zvector-e6-04-pack (Zvector E6 VSI unpack/store)

ADDR1

00001180

ADDR2

00001090

**STM** 

561+T3

562 +

563 +

**564**+

565 +

566+

**567**+

**570**+

**571**+

573 +

574

575 576

577 +

**578**+

**580**+

581+

582+

583 +

584+

**585**+

588 +

**589**+

591 +

**592** 

**593** 

594

**595**+

**596**+

598 +

599 +

600 +

601+

602+

603+

604+\*

606+

607+

609 +

610

611 612

613 +

00001090

605 + X5

608+RE5

597+T5

586+\*

587+X4

590+RE4

579+T4

568+\*

569+X3

572+RE3

A(X3) H'3'

X' 00' HL1' 02'

A(16)

0F

**R11** 

0F

**R5** 

**OFD** 

A(X4)

H' 4'

X' 00'

A(16)

 $\mathbf{0F}$ 

**R11** 

A(RE4)

VUPKZ V1, V10UTPUT, 03

HL1' 03'

CL8' VUPKZ'

USING \*, R5

A(RE3)

VUPKZ V1, V10UTPUT, 02

VUPKZ, 03

CL8' VUPKZ'

DC

DC

DC

DC

DC

DC

DC

DS

BR

DS

DC

**VSI** 

DS

DC

DC

DC

DC

DC

DC

DC

DS

BR

BR

DS

DC

**VSI** 

DS

DROP

R11

VUPKZ, 05

0F

**R5** 

**OFD** 

DROP

**OBJECT CODE** 

E5E4D7D2 E9404040

E602 8E90 103C

F9F0D1FF FFFFFFFF

00001168

00001170

00001198

0004

0003

07FB

00

02

00001160 00000010

L<sub>O</sub>C

00001150

00001154

00001156

00001157

00001158

00001164

00001168

00001168

0000116E

00001170

00001170

00001170

00001178

00001180

00001180

00001180

00001184

000011C8

000011CE

000011D0

000011D0

000011D0

000011D8

000011E0

0F DS expected 16 or 32 byte result **DROP R5** DC **VSI** VUPKZ, 04 DS **OFD** USING \*, R5 A(X5)DC DC H' 5' test number X' 00' DC HL1' 04' DC i 3 DC CL8' VUPKZ' instruction name DC A(16) result length DC A(RE5) DS 0F VUPKZ V1, V10UTPUT, 04 test instruction

return

expected 16 or 32 byte result

VSI

VUPKZ, 08

665

ASMA Ver.	0. 7. 0 zvector-e6-0	)4- pack (Zv	ector E6 V	SI unpack/stor	<b>'e</b> )		18 Jun 2024 18: 57: 15 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
00001270 00001270		00001270		667+ 668+	DS USING	OFD *, R5	base for test data and test routine
00001270	00001288			669+T9	DC	A(X9)	address of test routine
00001274	0009			670+	DC	H' 9'	test number
0001276	00			671+	DC	X' 00'	: 0
0001277 0001278	08 E5E4D7D2 E9404040			672+ 673+	DC DC	HL1' 08' CL8' VUPKZ'	i3 instruction name
	00000010			674+	DC	A(16)	result length
0001284				675+	DC	A(RE9)	address of expected result
				676+*	~~		•
0001288	ECOO OFOO 100C		00001000	677+X9	DS	OF	test instruction
0001288 000128E	E608 8E90 103C 07FB		00001090	678+ 679+	BR	V1, V10UTPUT, 08 R11	test instruction return
0001201	O/ID			680+RE9	DS		cted 16 or 32 byte result
0001290				<b>681</b> +	DROP	R5	·
	F3F4F5F6 F7F8F9F0 D1FFFFFF FFFFFFF			682	DC	XL16' F3F4F5F6F7F8	F9F0D1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
				683	VCT	VIIDV7 00	
000012A0				684 685+	VSI DS	VUPKZ, 09 OFD	
00012A0		000012A0		686+	USING		base for test data and test routine
00012A0	000012B8	0000122110		687+T10	DC	A(X10)	address of test routine
00012A4	000A			688+	DC	H' 10'	test number
00012A6	00			689+	DC	X' 00'	: 0
00012A7 00012A8	09 E5E4D7D2 E9404040			690+ 691+	DC DC	HL1' 09' CL8' VUPKZ'	i3 instruction name
00012R0	00000010			692+	DC	A(16)	result length
000012B4	000012C0			693+ 694+*	DC	A(RE10)	address of expected result
000012B8	T000 0T00 4000		00004000	695+X10	DS	OF	
00012B8	E609 8E90 103C 07FB		00001090	696+		V1, V10UTPUT, 09	test instruction
000012BE 000012C0	U/FB			697+ 698+RE10	BR DS	R11 OF expe	return cted 16 or 32 byte result
00012C0				699+	DROP	R5	eccu 10 of 32 byte resurt
00012C0	F2F3F4F5 F6F7F8F9			700	DC		F8F9F0D1FFFFFFFFFFFFFFFFFF
00012C8	FOD1FFFF FFFFFFFF						
				701	VCT	MIDUZ 10	
00012D0				702 703+	VSI DS	VUPKZ, 10 OFD	
00012D0		000012D0		703+ 704+	USING		base for test data and test routine
00012D0	000012E8	00001200		705+T11	DC	A(X11)	address of test routine
00012D4	000B			706+	DC	H'11'	test number
00012D6				707+	DC	X' 00'	2.0
000012D7 000012D8	OA E5E4D7D2 E9404040			708+ 709+	DC DC	HL1' 10' CL8' VUPKZ'	i3 instruction name
00012D8	00000010			709+ 710+	DC DC	A(16)	result length
00012E4	0000110 000012F0			711+	DC	A(RE11)	address of expected result
				712+*		, ,	
00012E8	ECOA OFOO 1000		00001000	713+X11	DS	OF	
000012E8 000012EE	E60A 8E90 103C 07FB		00001090	714+ 715+	VUPKZ BR	V1, V10UTPUT, 10 R11	test instruction return
00012EE	O/TD			716+RE11	DS.		cted 16 or 32 byte result
00012F0				717+		R5	cod 10 of on byte legule
000012F0	F1F2F3F4 F5F6F7F8			718	DC		F7F8F9F0D1FFFFFFFFFF'
000012F8	F9F0D1FF FFFFFFF			710			
				719			

ASMA Ver.	0. 7. 0 zvector-e6-0	4- pack (Zv	ector E6 V	SI unpack/stor	<b>e</b> )		18 Jun 2024 18: 57: 15 Page 18
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00001300		00001200		720 721+ 722+	VSI DS	VUPKZ, 11 OFD	hase for test data and test menting
00001300 00001300 00001304 00001306	00001318 000C 00	00001300		722+ 723+T12 724+ 725+	USING DC DC DC	ж, ко A(X12) H' 12' X' 00'	base for test data and test routine address of test routine test number
00001307	OB E5E4D7D2 E9404040			726+ 727+ 728+	DC DC DC	HL1' 11' CL8' VUPKZ'	i3 instruction name result length
00001314	000010			729+ 730+* 731+X12	DC DS	A(RE12)  OF	address of expected result
00001318 0000131E 00001320	E60B 8E90 103C 07FB		00001090	732+ 733+ 734+RE12		V1, V10UTPUT, 11 R11	test instruction return cted 16 or 32 byte result
00001320 00001320	F0F1F2F3 F4F5F6F7 F8F9F0D1 FFFFFFF			735+ 736	DROP DC	R5	F6F7F8F9F0D1FFFFFFFF
00001328	LOLALANI LLLLLLL			737 738 739+	VSI DS	VUPKZ, 12 OFD	
00001330 00001330	00001348	00001330		740+ 741+T13	USI NG DC	*, R5 A(X13)	base for test data and test routine address of test routine
00001334 00001336 00001337	<b>0C</b>			742+ 743+ 744+	DC DC DC	H' 13' X' 00' HL1' 12'	i3
00001338 00001340 00001344	E5E4D7D2 E9404040 00000010 00001350			745+ 746+ 747+	DC DC DC	CL8' VUPKZ' A(16) A(RE13)	instruction name result length address of expected result
00001348 00001348			00001090	748+* 749+X13 750+		0F V1, V10UTPUT, 12	test instruction
0000134E 00001350 00001350	07FB			751+ 752+RE13 753+ 754		OF expect	return cted 16 or 32 byte result
	F9F0F1F2 F3F4F5F6 F7F8F9F0 D1FFFFFF			754 755 756	DC		F5F6F7F8F9F0D1FFFFFF'
00001360 00001360	00001279	00001360		757+ 758+	VSI DS USING		base for test data and test routine
00001360 00001364 00001366				759+T14 760+ 761+	DC DC DC	A(X14) H' 14' X' 00'	address of test routine test number
00001370	E5E4D7D2 E9404040 00000010			762+ 763+ 764+	DC DC DC	HL1' 13' CL8' VUPKZ' A(16)	i3 instruction name result length
00001374	00001380		00001000	765+ 766+* 767+X14	DC DS	A(RE14)  OF	address of expected result
00001378 0000137E 00001380	E60D 8E90 103C 07FB		00001090	768+ 769+ 770+RE14	BR DS	0F expec	test instruction return cted 16 or 32 byte result
00001380 00001380 00001388	F8F9F0F1 F2F3F4F5 F6F7F8F9 F0D1FFFF			771+ 772	DROP DC	R5 XL16' F8F9F0F1F2F3F	F4F5F6F7F8F9F0D1FFFF'

base for test data and test routine

base for test data and test routine

address of test routine

address of expected result

address of test routine

test number

instruction name result length

i 3

000013C0

000013F0

000013A8

000013A8

000013AE

000013B0

000013B0

000013B0

000013B8

000013C0 000013C0

000013C0

000013C4 000013C6

000013C7

000013C8

000013D0

000013D4

000013D8

000013D8

000013DE

000013E0

000013E0

000013E0

000013E8

000013F0 000013F0

000013F0

000013F4

000013F6

000013F7

000013F8

00001400

00001404

00001408

00001408

0000140E

00001410

00001410

00001410

E60E 8E90 103C

F7F8F9F0 F1F2F3F4

**F5F6F7F8 F9F0D1FF** 

E5E4D7D2 E9404040

E60F 8E90 103C

**F6F7F8F9 F0F1F2F3** 

F4F5F6F7 F8F9F0D1

E5E4D7D2 E9404040

E610 8E90 103C

**F5F6F7F8 F9F0F1F2** 

07FB

000013D8

00000010

000013E0

00001408

00000020

00001410

0011

**07FB** 

00

10

0010

07FB

00

0F

					774	VSI	VUPKZ, 14
i	00001390				775+	DS	OFD
i	00001390			00001390	776+	<b>USING</b>	*, <b>R5</b>
	00001390	000013A8			777+T15	DC	A(X15)
i	00001394	000F			778+	DC	H' 15'
İ	00001396	00			779+	DC	X' 00'
	00001397	0E			<b>780</b> +	DC	HL1' 14'
i	00001398	E5E4D7D2	E9404040		781+	DC	CL8' VUPKZ'
İ	000013A0	00000010			782+	DC	A(16)
	000013A4	000013B0			783+	DC	A(RE15)
i					<b>784</b> +*		

00001090

00001090

785+X15 DS OF 786+ VUPKZ V1, V10UTPUT, 14 test instruction 787+ BR R11 return 788+RE15 DS OF expected 16 or 32 byte result

WIDE 4

789+ DROP R5
790 DC XL16' F7F8F9F0F1F2F3F4F5F6F7F8F9F0D1FF'

791		
792	VSI	VUPKZ, 15
<b>793</b> +	DS	OFD

794 +

800 +

801+

809

795+T16 DC A(X16)
796+ DC H' 16'
797+ DC X' 00'
798+ DC HL1' 15'
799+ DC CL8' VUPKZ'

DC

DC

USING \*, R5

HL1' 15' i 3
CL8' VUPKZ' instruction name
A(16) result length
A(RE16) address of expected result

test number

802+\*
803+X16 DS OF
804+ VUPKZ V1, V10UTPUT, 15 test instruction

 805+
 BR
 R11
 return

 806+RE16
 DS
 0F
 expected 16 or 32 byte result

 807+
 DROP
 R5

808 DC XL16' F6F7F8F9F0F1F2F3F4F5F6F7F8F9F0D1'

TITIDIUS 40

810	VSI	VUPKZ, 16	
811+	DS	OFD	
812+	USING	*, <b>R</b> 5	base for test data and test routine
813+T17	DC	A(X17)	address of test routine
814+	DC	H'17'	test number

814+ H' 17' DC X' 00' 815+ DC HL1' 16' 816+ DC i 3 CL8' VUPKZ' 817 +DC instruction name DC A(32) 818+ result length

819+ DC A(RE17) address of expected result 820+\* 821+X17 DS OF

824+RE17 DS OF expected 16 or 32 byte result 825+ DROP R5 826 DC XL16' F5F6F7F8F9F0F1F2F3F4F5F6F7F8F9F0'

DC

CL8' VUPKZ'

instruction name

876+

000014B8

E5E4D7D2 E9404040

DROP

928 +

00001550

**R5** 

ASMA Ver.	0. 7. 0 zvector-e6-0	4- pack (Zv	ector E6 V	SI unpack/stor	<b>e</b> )		18 Jun 2024 18: 57: 15 Page 22
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
	1DFFFFFF FFFFFFF FFFFFFFF FFFFFFFF			929	DC	XL16' 1DFFFFFFFF	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
00001700				930 931		VSTRL, 01	
00001560 00001560		00001560		932+ 933+	DS USING	OFD * DE	has for test data and test mouting
00001560	00001578	00001300		934+T23	DC	A(X23)	base for test data and test routine address of test routine
00001564	0001378			935+	DC	H' 23'	test number
00001566	00			936+	DC	X' 00'	
00001567	01			937+	DC	HL1' 01'	i3
	E5E2E3D9 D3404040			938+	DC	CL8' VSTRL'	instruction name
00001570	0000010			939+	DC	A(16)	result length
00001574	00001580			940+	DC	A(RE23)	address of expected result
00001570				941+*	DC	OΕ	
$00001578 \\ 00001578$	E601 8E90 103D		00001090	942+X23 943+	DS VSTDI	0F V1, V10UTPUT, 01	test instruction
00001578 0000157E	07FB		00001090	943+ 944+	BR	R11	return
00001571	07FB			945+RE23	DS		pected 16 or 32 byte result
00001580				946+	DROP		pecced to or on byce resure
	901DFFFF FFFFFFF			947	DC		FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
00001588	FFFFFFFF FFFFFFF						
				948			
				949	VSI	VSTRL, 02	
00001590				950+	DS	OFD	
00001590	00001710	00001590		951+	USING		base for test data and test routine
00001590	000015A8			952+T24	DC	A(X24)	address of test routine
00001594 00001596	0018 00			953+ 954+	DC DC	H' 24' X' 00'	test number
00001597	02			955+	DC DC	HL1' 02'	i 3
00001598	E5E2E3D9 D3404040			956+	DC	CL8' VSTRL'	instruction name
000015A0	00000010			957+	DC	A(16)	result length
000015A4	000015B0			958+	DC	A(RE24)	address of expected result
				959+*			-
000015A8	T000 0T00 100D		00004000	960+X24	DS	OF	
000015A8	E602 8E90 103D		00001090	961+		V1, V10UTPUT, 02	test instruction
000015AE 000015B0	07FB			962+ 963+RE24	BR DS	R11 OF ex	return pected 16 or 32 byte result
000015B0				964+		R5	pected 10 or 32 byte result
000015B0	78901DFF FFFFFFF			965	DC		FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
000015B8	FFFFFFF FFFFFFF			000	DC	ALIO 70001D11111	
	:= == <b>=</b> - <b>=</b> -			966			
				967	VSI	VSTRL, 03	
000015C0				968+	DS	OFD	
000015C0	00001770	000015C0		969+	USING		base for test data and test routine
000015C0	000015D8			970+T25	DC DC	A(X25)	address of test routine
000015C4 000015C6	0019 00			971+ 972+	DC DC	H' 25' X' 00'	test number
000015C8	03			972+ 973+	DC DC	HL1' 03'	i 3
000015C7	E5E2E3D9 D3404040			974+	DC	CL8' VSTRL'	instruction name
000015D0	00000010			975+	DC	A(16)	result length
000015D4	000015E0			976+	DC	A(RE25)	address of expected result
				977+*			-
000015D8	F000 0F00 4005		00001000	978+X25	DS	OF	
000015D8	E603 8E90 103D		00001090	979+	VSTRL	V1, V10UTPUT, 03	test instruction
000015DE 000015E0	07FB			980+ 981+RE25	BR DS	R11 OF ex	return
OOOOTSEO				301+KE&3	אס	Ur ex	pected 16 or 32 byte result

return

ASMA Ver.	0. 7. 0 zvector-e6-0	04- pack (Zv	ector E6 V	SI unpack/stor	<b>'e</b> )			18 Jun 2024 18: 57: 15 Page	24
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
00001670 00001670				1035+RE28 1036+	DS DROP	OF R5	expecte	ed 16 or 32 byte result	
00001670				1037	DC		5678901DF	70799999999999999999999	
00001678	FFFFFFFF FFFFFFFF			1038					
00001000				1039	VSI	VSTRL, 07			
00001680 00001680		00001680		1040+ 1041+	DS USING	OFD *, R5	ba	ase for test data and test routine	
00001680	00001698			1042+T29	DC	A(X29) H' 29'		dress of test routine	
00001684 00001686	001D 00			1043+ 1044+	DC DC	X' 00'	te	est number	
00001687 00001688	07 E5E2E3D9 D3404040			1045+ 1046+	DC DC	HL1' 07' CL8' VSTRL'		3 struction name	
00001690	00000010			1047+	DC	A(16)	re	esult length	
00001694	000016A0			1048+ 1049+*	DC	A(RE29)	ad	ldress of expected result	
00001698 00001698	E607 8E90 103D		00001090	1050+X29 1051+	DS VSTRL	OF V1, V10UTPUT,	. 07 t	test instruction	
0000169E	07FB		00001000	1052+	BR	R11	re	eturn	
000016A0 000016A0				1053+RE29 1054+	DS DROP	OF R5	expecte	ed 16 or 32 byte result	
000016A0 000016A8	78901234 5678901D FFFFFFF FFFFFFF			1055	DC	XL16' 7890123	345678901	DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	
				1056 1057	VSI	VSTRL, 08			
000016B0 000016B0		000016B0		1058+ 1059+	DS USING	0FD * D5	ha	ase for test data and test routine	
000016B0 000016B4	000016C8 001E	000010B0		1060+T30 1061+	DC DC	A(X30) H' 30'	ad	ldress of test routine est number	
000016B6 000016B7	00 08			1062+ 1063+	DC DC	X' 00' HL1' 08'	i	3	
000016B8 000016C0	E5E2E3D9 D3404040 00000010			1064+ 1065+	DC DC	CL8' VSTRL' A(16)		struction name	
	000010 000016D0			1065+ 1066+ 1067+*	DC	A(RE30)	ad	esult length Idress of expected result	
000016C8 000016C8	E608 8E90 103D		00001090	1068+X30 1069+	DS VSTRI	OF V1, V10UTPUT,	08 t	test instruction	
000016CE	07FB		00001030	1070+	BR	R11	re	eturn	
000016D0 000016D0				1071+RE30 1072+	DS DROP	0F R5	expecte	ed 16 or 32 byte result	
000016D0	56789012 34567890			1073	DC		123456789	001DFFFFFFFFFFFFFFF	
000016D8	1DFFFFFF FFFFFFFF			1074					
000016E0				1075 1076+	VSI DS	VSTRL, 09 OFD			
000016E0		000016E0		1077+	<b>USING</b>	*, <b>R</b> 5		se for test data and test routine	
000016E0 000016E4	000016F8 001F			1078+T31 1079+	DC DC	A(X31) H' 31'		ldress of test routine	
000016E6	00			1080+	DC	X' 00'			
000016E7 000016E8	09 E5E2E3D9 D3404040			1081+ 1082+	DC DC	HL1' 09' CL8' VSTRL'		3 astruction name	
000016F0	0000010			1083+	DC	A(16)	re	esult length	
000016F4 000016F8	00001700			1084+ 1085+* 1086+X31	DC DS	A(RE31) OF	ad	ldress of expected result	
000016F8	E609 8E90 103D		00001090	1080+731		V1, V10UTPUT,	, <b>0</b> 9 t	test instruction	

ASMA Ver.	0. 7. 0 zvector-e6-0	4- pack (Zve	ector E6 V	SI unpack/stor	e)		18 Jun 2024 18: 57: 15 Page 2	25
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
000016FE 00001700 00001700				1088+ 1089+RE31 1090+	BR DS DROP	<b>R5</b>	return xpected 16 or 32 byte result	
00001700 00001708	34567890 12345678 901DFFFF FFFFFFF			1091 1092	DC	XL16 3456/89012	2345678901DFFFFFFFFFFFFF	
00001710				1093 1094+	VSI DS	VSTRL, 10 OFD		
00001710 00001710 00001714	00001728 0020	00001710		1095+ 1096+T32 1097+	USING DC DC	A(X32) H' 32'	base for test data and test routine address of test routine test number	
00001716 00001717 00001718 00001720	00 0A E5E2E3D9 D3404040 00000010			1098+ 1099+ 1100+ 1101+	DC DC DC DC	X' 00' HL1' 10' CL8' VSTRL' A(16)	i3 instruction name result length	
00001724	000010			1102+ 1103+*	DC	A(RE32)	address of expected result	
00001728 00001728 0000172E	E60A 8E90 103D 07FB		00001090	1104+X32 1105+ 1106+	BR	OF V1, V10UTPUT, 10 R11	return	
00001730 00001730 00001730 00001738	12345678 90123456 78901DFF FFFFFFF			1107+RE32 1108+ 1109	DS DROP DC	<b>R5</b>	xpected 16 or 32 byte result 012345678901DFFFFFFFFFF'	
	70001011 11111111			1110 1111	VSI	VSTRL, 11		
00001740 00001740 00001740	00001758	00001740		1112+ 1113+ 1114+T33	DS USING DC	A(X33)	base for test data and test routine address of test routine	
00001744 00001746 00001747	0021 00 0B			1115+ 1116+ 1117+	DC DC DC	H' 33' X' 00' HL1' 11'	i3	
00001748 00001750 00001754	E5E2E3D9 D3404040 00000010 00001760			1118+ 1119+ 1120+	DC DC DC	CL8' VSTRL' A(16) A(RE33)	instruction name result length address of expected result	
00001758 00001758	E60B 8E90 103D		00001090	1121+* 1122+X33 1124+		0F V1, V10UTPUT, 11		
0000175E 00001760 00001760	07FB			1124+ 1125+RE33 1126+	BR DS DROP	<b>R5</b>	return xpected 16 or 32 byte result	
00001760 00001768	90123456 78901234 5678901D FFFFFFF			1127 1128	DC		89012345678901DFFFFFFFF'	
00001770 00001770	00001763	00001770		1129 1130+ 1131+	VSI DS USING		base for test data and test routine	
00001770 00001774 00001776	00001788 0022 00			1132+T34 1133+ 1134+	DC DC DC	A(X34) H' 34' X' 00'	address of test routine test number	
00001777 00001778 00001780	OC E5E2E3D9 D3404040 00000010			1135+ 1136+ 1137+	DC DC DC DC	HL1' 12' CL8' VSTRL' A(16)	i3 instruction name result length	
00001784 00001788	00001790			1138+ 1139+* 1140+X34	DS DS	A(RE34) OF	address of expected result	

ASMA Ver.	0. 7. 0 zvector-e6-0	4- pack (Zvo	ector E6 V	SI unpack/stor	<b>e</b> )		18 Jun 2024 18: 57: 15 Page 26
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00001788 0000178E 00001790	E60C 8E90 103D 07FB		00001090	1141+ 1142+ 1143+RE34	VSTRL BR DS	V1, V10UTPUT, 12 R11 OF exp	test instruction return pected 16 or 32 byte result
00001790 00001790	78901234 56789012			1144+ 1144+ 1145	DROP DC	R5	789012345678901DFFFFFF'
00001798	34567890 1DFFFFFF			1146 1147	VCT	VSTRL, 13	
000017A0 000017A0		000017A0		1147 1148+ 1149+	VSI DS USI NG	OFD	base for test data and test routine
000017A0 000017A4				1150+T35 1151+	DC DC	A(X35) H' 35'	address of test routine test number
000017A6 000017A7 000017A8				1152+ 1153+ 1154+	DC DC DC	X' 00' HL1' 13' CL8' VSTRL'	i3 instruction name
000017B0 000017B4	0000010			1155+ 1156+	DC DC	A(16) A(RE35)	result length address of expected result
000017BE			00001090	1157+* 1158+X35 1159+ 1160+	BR	OF V1, V10UTPUT, 13 R11	test instruction return
000017C0 000017C0 000017C0	56789012 34567890			1161+RE35 1162+ 1163	DS DROP DC	<b>R</b> 5	pected 16 or 32 byte result 56789012345678901DFFFF'
	12345678 901DFFFF			1164	VOT	VOTES 4.4	
000017D0 000017D0		000017D0		1165 1166+ 1167+	VSI DS USI NG	VSTRL, 14 OFD *. R5	base for test data and test routine
000017D0 000017D4 000017D6	000017E8 0024			1168+T36 1169+ 1170+	DC DC DC	A(X36) H' 36' X' 00'	address of test routine test number
000017D7 000017D8	0E E5E2E3D9 D3404040			1171+ 1172+	DC DC	HL1' 14' CL8' VSTRL'	i3 instruction name
000017E0 000017E4				1173+ 1174+ 1175+*	DC DC	A(16) A(RE36)	result length address of expected result
000017E8 000017E8 000017EE	E60E 8E90 103D 07FB		00001090	1176+X36 1177+ 1178+	DS VSTRL BR	OF V1, V10UTPUT, 14 R11	test instruction return
000017F0 000017F0				1179+RE36 1180+	DS DROP	OF exp	pected 16 or 32 byte result
000017F0 000017F8	34567890 12345678 90123456 78901DFF			1181 1182	DC	AL10 3430/890123	3456789012345678901DFF'
00001800		00001000		1183 1184+	VSI DS	VSTRL, 15 OFD	
00001800 00001800 00001804	00001818 0025	00001800		1185+ 1186+T37 1187+	USING DC DC	A(X37) H' 37'	base for test data and test routine address of test routine test number
				1188+ 1189+ 1190+	DC DC DC	X' 00' HL1' 15' CL8' VSTRL'	i3 instruction name
00001810 00001814				1191+ 1192+ 1193+*	DC DC	A(16) A(RE37)	result length address of expected result

LOC	0. 7. 0 zvector-e6  OBJECT CODE	ADDR1	ADDR2	STMT	30010)			18 Jun 2024 18: 57: 15	Tage	28
	0000000	ADDIVI	IDDIC	1249+	DC	A(0)				
00018D4	0000000			1250 1251 1252	DC DC	F' 0' F' 0'	END OF TABLE			
00018D8	0000000			1252	DC	F' 0'				


	0. 7. 0 zvector-e6						18 Jun 2024	10.07.10	- 450	30
LOC	OBJECT CODE	00000017	00000001	STMF 1301 V22 1302 V23	EQU EQU	22 23				
		00000018 00000019 0000001A	$\begin{array}{c} 00000001 \\ 00000001 \\ 00000001 \end{array}$	1303 V24 1304 V25 1305 V26	EQU EQU EQU EQU EQU EQU EQU EQU	22 23 24 25 26 27 28 29 30				
		0000001C 0000001D	00000001 00000001	1306 V27 1307 V28 1308 V29 1309 V30	EQU EQU EQU	28 29 30				
		0000001F	00000001	1310 V31 1311 1312	EQU END	31				

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCES											
EGI N	Ι	00000200	2	154	119	150	151	152									
ΓLRO	F	000004AC	4	<b>360</b>	164	165	166	167									
ECNUM	C	00001072	16	407	273	275	282	284									
6TEST	4	00000000	24	425	213												
6TESTS	F	00001838	4	1207	206												
DIT	X	00001046	18	402	274	283											
NDTEST	Ü	0000033E	1	258	211												
0J	Ť	00000490	$\overline{4}$	350	199	261											
0JPSW	Ď	00000480	8	348	350	<b>≈</b> 01											
XCLC	Ī	00000324	6	235	228												
	I		1	233 240	220												
ALLED	U	0000032E	1	248	950	050											
AILED	F	00001000	4	388	250	259											
AILMSG	Ū	0000032A	1	242	230												
AILPSW	Đ	00000498	8	352	354												
AI LTEST	Ι	000004A8	4	354	262												
B0001	F	00000288	8	183	187	188	190										
3	U	0000007	1	429	281												
MAGE	1	00000000	6364	0													
	U	00000400	1	372	373	374	375										
64	Ŭ	00010000	1	374													
B	Ü	00100000	1	375													
SG	Ť	000003C8	$\overline{4}$	310	198	293											
SGCMD	Ċ	00000360	9	340	323	324											
SGMSG	Č	00000416 0000041F	95	341	317	338	315										
	t t			041	317 301	330	313										
SGM/C	Ţ	00000410	6	338	321												
SGOK	Ť	000003DE	2	319	316	000											
SGRET	Ī	000003FE	4	334	327	330											
SGSAVE	F	00000404	4	337	313	334											
EXTE6	U	000002DC	1	208	233	<b>253</b>											
PNAME	C	8000000	8	431	278												
AGE	U	00001000	1	373													
RT3	C	0000105C	18	405	274	275	276	283	284	285							
RTI 3	C	00001044	1	399	285												
RTLINE	Č	00001008	16	394	401	292											
RTLNG	Ŭ	0000003E	1	401	291	202											
RTNAME	č	00001033	8	397	278												
RTNUM	Č	00001033	3	395	276												
			3			104	107	107	100	100	101	100	015	010	0.40	950	200
0	U	0000000	I	1258	113	164	167	187	189	190	191	196	215	216	249	<b>250</b>	290
4	<b>W</b> 7	00000001		1050	291	294	310	313	315	317	319	334					
1	Ü	00000001	1	1259	197	225	235	<b>259</b>	<b>260</b>	<b>292</b>	<b>324</b>	338					
10	U	000000A	1	1268	152	161	162										
11	U	000000B	1	1269	222	223	535	553	571	<b>589</b>	607	625	643	661	679	697	715
					733	751	<b>769</b>	<b>787</b>	805	<b>823</b>	842	861	882	901	926	944	962
					980	998	1016	1034	1052	1070	1088	1106	1124	1142	1160	1178	1196
12	U	000000C	1	1270	206	209	232	252									
13	Ŭ	000000D	1	1271	- <del>-</del>												
14	Ŭ	000000E	1	1272													
15	Ŭ	000000E	1	1273	243	269	297	298									
2	Ü	00000001	1	1260	198	226	227	228	272	273	280	281	282	290	293	294	311
€	U	UUUUUUL	1	1200									202	290	LJS	234	311
0	**	0000000	_	1001	313	319	320	321	323	329	334	335					
3	Ü	00000003	1	1261													
4	<u>U</u>	00000004	1	1262				,									
5	U	00000005	1	1263	209	210	213	270	296	<b>524</b>	537	<b>542</b>	<b>555</b>	<b>560</b>	573	<b>578</b>	<b>591</b>
					<b>596</b>	609	614	627	632	645	650	663	668	681	686	699	704
					717	722	735	<b>740</b>	<b>753</b>	<b>758</b>	771	776	789	794	807	812	825
					831	844	850	863	871	884	890	903	915	928	933	946	951

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
						LINCES											
10	A	000012A0	4	687	1219												
11	A	000012D0	4	705	1220												
12	A	00001300	4	723	1221												
13	A	00001330	4	741	1222												
14	A	00001360	4	759	1223												
15	A	00001390	4	777	1224												
16	A	000013C0	4	795	1225												
17	A	000013F0	4	813	1226												
18	A	$00001430 \\ 00001470$	4 4	832 851	1227												
19 2	A	00001470	4	543	1228												
20	A	00001120 000014B0	4	872	1211 1229												
21	A A	000014B0 000014F0	4 4	891	1230												
22	A	00001410	4	916	1231												
23	A	00001330	4	934	1231												
24	A	00001500	4	954 952	1232												
25	A	00001390 000015C0	4	970	1234												
26	A	000015C0	4	988	1235												
27	A	00001310	4	1006	1236												
28	A	00001650	4	1024	1237												
29	Ä	00001680	$\overline{4}$	1042	1238												
3	A	00001000	$\hat{4}$	561	1212												
30	Ā	00001100 000016B0	$\overline{4}$	1060	1239												
31	A	000016E0	$\overline{4}$	1078	1240												
32	Ā	00001710	$ar{4}$	1096	1241												
33	Ā	00001740	$\overline{4}$	1114	1242												
34	Ā	00001770	4	1132	1243												
35	Ā	000017A0	$ar{4}$	1150	1244												
36	A	000017D0	4	1168	1245												
37	A	00001800	4	1186	1246												
4	A	00001180	4	579	1213												
5	A	000011B0	4	597	1214												
6	A	000011E0	4	615													
7	A	00001210	4	633	1216												
8	Α	00001240	4	651	1217												
9	A	00001270	4	669	1218												
ESTI NG	F	00001004	4	389	216												
NUM	H	0000004	2	427	215	272											
SUB	A	0000000	4	426	222												
ΓABLE	F	00001838	4	1209													
0	U	00000000	1	1279													
1	U	0000001	1	1280	221	<b>534</b>	552	570	588	606	624	642	660	678	696	714	732
					750	768	786	804	822	841	860	881	900	925	943	961	979
10	**	00000001		1000	997	1015	1033	1051	1069	1087	1105	1123	1141	1159	1177	1195	
10	U	0000000A	1	1289													
11	U	000000B	1	1290													
12	U	000000C	1	1291													
13	U	000000D	1	1292													
14	U	000000E	1	1293													
15	U	000000F	1	1294													
16	U	00000011	l 1	1295													
17	U	00000011	1	1296													
18	U	00000012	<u>l</u>	1297													
19	U	0000013	1	1298													
1 FUDGE	X	000010C0	16	417	218	219											

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES											
							005	504	770	500	700	000	004	0.40	000	070	000
LOUTPUT	X	00001090	16	414	218 714	219 732	235 750	534 768	552 786	570 804	588 822	606 841	624 860	642 881	660 900	678 925	696 943
					961	979	997	1015	1033	1051	1069	1087	1105	1123	1141	1159	1177
_			_		1195												
20	U	00000002	1	1281													
20 21	U U	00000014 00000015	1	1299 1300													
22	Ŭ	00000013	1	1301													
23	Ū	0000017	1	1302													
24	U	0000018	1	1303													
25	U	00000019	1	1304													
26	U U	0000001A 0000001B	1	1305 1306													
27 28	Ü	0000001B 0000001C	1	1306													
29	Ü	0000001C	1	1308													
3	Ŭ	00000003	$\bar{1}$	1282													
30	U	000001E	1	1309													
31	Ü	0000001F	1	1310													
1	U	00000004	1	1283													
5 3	U U	00000005 00000006	1	1284 1285													
7	Ü	00000007	1	1286													
3	Ŭ	00000007	î	1287													
9	Ū	00000009	1	1288													
0001	U	000002B0	1	186	174	187											
	F	00001108	4	533	525												
10	F F	000012B8 000012E8	4 4	695	687 705												
l 1 l 2	F	000012E8	4	713 731	705 723												
13	F	00001318	4	749	741												
14	F	00001378	$\overline{4}$	767	759												
15	F	000013A8	4	<b>785</b>	777												
16	F	000013D8	4	803	795												
17	F	00001408	4	821	813												
18 19	r F	00001448 00001488	4	840 859	832 851												
2	F	00001438	4	551	543												
20	F	00001100 000014C8	$\overline{4}$	880	872												
21	F	00001508	4	899	891												
22	<u>F</u>	00001548	4	924	916												
23	F	00001578	4	942	934												
24 25	r F	000015A8 000015D8	4	960 978	952 970												
26	F	00001308	4	996	988												
27	F	00001638	4	1014	1006												
28	$\mathbf{F}$	00001668	4	1032	1024												
29	<u>F</u>	00001698	4	1050	1042												
3	F	00001168	4	569	561												
30	F	000016C8	4	1068 1086	1060 1078												
31 32	F	000016F8 00001728	4	1104	1078												
33	F	00001728	4	1104	1114												
34	$\mathbf{\tilde{F}}$	00001788	$\overline{4}$	1140	1132												
35	F	000017B8	4	1158	1150												
36	F	000017E8	4	1176	1168												

MACRO	DEFN	REFEREN	ICES															
CHECK FTABLE	64 489	173 1208																
SI	449	522 829 1147	540 848 1165	558 869 1183	576 888	594 913	612 931	630 949	648 967	666 985	684 1003	702 1021	720 1039	738 1057	756 1075	774 1093	792 1111	810 1129



ASMA Ver. 0.7.0 zvector-e6-04-pack (Zvector E6 VSI unpack/store)	18 Jun 2024 18: 57: 15 Page 38
STMI FILE NAME	
1 /home/tn529/sharedvfp/tests/zvector-e6-04-unpack.asm	
** NO ERRORS FOUND **	
NO ERRORS FOUND	