ASMA Ver.	0. 7. 0 zvector-e6-	18-VSCSHP (Zvector E6	VRR-b)	18 Jun 2024 18: 58: 41 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STM	
				2 * 3 *	·*************************************
				4 * 5 *	Zvector E6 instruction tests for VRR-b encoded:
				6 *	LOTO VOCCIN DECIMAL SCALE AND CONVENT AND STEEL TO INT
				7 * 8 * 9 *	James Wekel June 2024
				11 *	·*************************************
				12 * 13 * 14 *	basic instruction tests
				16 * 17 *	scale adn convert and split to HFP instruction.
				18 * 19 *	
				20 * 21 *	
				22 * 23 *	NOT designed to test all aspects of any of the instructions.
				24 * 25 *	************************************
				26 * 27 * 28 * 29 *	A cross-check test is performed if the shifted packed decimal source can be converted to a 64-bit fixed value without overflow. The cross-check test converts the 64-bit fixed value to short
					converted back to fixed, subtracted from source 64-bit fixed, and converted to long float (CDGR) for create the low result. This low result is compared to VSCSHP low result. An XCHECK test
				33 *	error message will be issued if there is a difference.
				34 * 35 *	· ·**********************
				36 * 37 * 38 *	*Testcase zvector-e6-18-VSCSHP: VECTOR E6 VRR-b VSCSHP instruction
				39 * 40 *	* Zvector E6 instruction tests for VRR-b encoded:
				41 *	* * E67C VSCSHP - DECIMAL SCALE AND CONVERT AND SPLIT TO HFP
				42 * 43 *	
				44 * 45 *	J
					· * # ¹
				48 * 49 * 50 *	s mainsize 2 s numcpu 1
				51 *	archl vl z/Arch
				52 * 53 *	loadcore "\$(testpath)/zvector-e6-18-VSCSHP.core" 0x0
				54 * 55 * 56 *	diag8cmd enable # (needed for messages to Hercules console)

LOC	OBJECT CODE	ADDR1	ADDR2	STM	
Loc	OBSECT CODE	ADDKI	ADDK		diaggord disable # (reset back to default)
				58 *	diag8cmd disable # (reset back to default) *Done ***********************************
				59 * 60 *	*Done
				61 **	*******************

MA Ver.	0. 7. 0 zvector- e6-	- 18- VSCSHP	(Zvector E	6 VRR-1	b)		18 Jun 2024 18: 58: 41 Page
.0C	OBJECT CODE	ADDR1	ADDR2	STM			
				63		*****	****************
				64 65		FCHEC	K Macro - Is a Facility Bit set?
				66		If the	e facility bit is NOT set, an message is issued and
				67	*		est is skipped.
				68		Echael	r uses DO D1 and D2
				69 70		reneci	c uses RO, R1 and R2
				71	* eg.	FCHEC	K 134, 'vector-packed-decimal'
				72	*****	****** MA <i>C</i> DA	******************
				73 74		MACRO FCHEC	K &BITNO, &NOTSETMSG
				75	*		&BITNO: facility bit number to check
					*	I CI A	&NOTSETMSG: 'facility name' &FBBYTE Facility bit in Byte
				77 78			&FBBYTE Facility bit in Byte &FBBIT Facility bit within Byte
				79			· · ·
				80	&L(1)	LCLA	&L(8) 128, 64, 32, 16, 8, 4, 2, 1 bit positions within byte
				82	WL(I)	SetA	120, 04, 32, 10, 0, 4, 2, 1 DIE postetons within byte
				83	&FBBYTE		&BITNO/8
					&FBBIT . *		&L((&BITNO-(&FBBYTE*8))+1)
				86	• '	MNUIE	0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'
				87	at.	В	X&SYSNDX
				88 89			Fcheck data area
					SKT&SYSNI	DX DC	ski p messgae C' Ski ppi ng tests: '
				91		DC	C&NOTSETMSG
				92	CKI &CVCNI	DC DY FOIL	C' facility (bit &BITNO) is not installed.' *-SKT&SYSNDX
				94		DY FAC	facility bits
				95		DS	FD gap
				96 97	FB&SYSND	X DS DS	4FD FD gap
				98			FD gap
					X&SYSNDX		DO ((VOCUCHINA EDOCUCHINA) (O) 4
				100 101		LA STFLF	RO, ((X&SYSNDX-FB&SYSNDX)/8)-1 FB&SYSNDX get facility bits
				102		SILLE	get racifity bits
				103		XGR	RO, RO
				104 105		IC N	RO, FB&SYSNDX+&FBBYTE get fbit byte RO, =F' &FBBIT' is bit set?
				106			XC&SYSNDX
				107		4 1. • .	
				108 109	* Tacilii	cy bit	not set, issue message and exit
				110		LA	RO, SKL&SYSNDX message length
				111		LA	R1, SKT&SYSNDX message address
				112 113		BAL	R2, MSG
				114		В	EOJ
					XC&SYSND		k
				116		MEND	

124 125 SVOLDPSW EQU ZVE6TST+X' 140' z/Arch Supervisor call old PSW 20000000 00000000 00000000 127 0RG ZVE6TST+X' 1A0' z/Arch Supervisor call old PSW 200000180 20000180 20000000 128 DC X' 0000000180000000' 2/Architecure RESTART PSW 2/Architecure PROGRAM CHECK PSW 2/Architecure	SMA Ver.	0. 7. 0 zvector-e6-1	8-VSCSHP (Zvector E6	VRR- h))			18 Jun 2024 18: 58: 41 Page
119 * Low core PSWs 120 ***********************************	LOC	OBJECT CODE	ADDR1	ADDR2	STM				
00000000					119	*	Low co	ore PSWs	
00000000	0000000			000019DB	123	ZVE6TST			Low core addressability
000001A0 00000000 80000000 128 DC X' 0000000180000000' DC AD(BEGIN) 000001B0 0000018 0000000 131 ORG ZVE6TST+X' 1D0' Z/Architecure PROGRAM CHECK PSW 000001D0 00020001 80000000 132 DC X' 0002000180000000' DC AD(X' DEAD')			00000140	00000000		SVOLDPSW	EQU	ZVE6TST+X' 140'	z/Arch Supervisor call old PSW
000001D0 00020001 80000000 132 DC X' 0002000180000000' 000001D8 00000000 0000DEAD 133 DC AD(X' DEAD')	00001A0		00000000	000001A0	128		DC	X' 000000180000000'	z/Architecure RESTART PSW
000001E0 000001E0 00000200 135 ORG ZVE6TST+X' 200' Start of actual test program	00001D0		000001B0	000001D0	132		DC	X' 0002000180000000'	z/Architecure PROGRAM CHECK PSW
	00001E0		000001E0	00000200	135		ORG	ZVE6TST+X' 200'	Start of actual test program

		Ì		VRR-b)			18 Jun 2024 18: 58: 41 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				137	****	****	***********
				138 ******	***	The actual "7V"	
				140 *****	*****	***************	E6TST" program itself
				141 *			
					i tectur	e Mode: z/Arch	
					ster Us		
				144 *		O	
				145 * RO		work)	
				146 * R1-	`	work)	11
				147 * R5 148 * R6-			able - current test base
				149 * R8	•	work) irst base registe	ar
				150 * R9		econd base regist	
				151 * R10		hird base registe	
				152 * R11	E	6TEST call returi	1
				153 * R12		6TESTS register	
				154 * R13		work)	
				155 * R14		ubroutine call	ine call on work
				156 * R15 157 *	3	econdary Subrouti	THE CALL OF WOLK
					*****	******	***********
000200		00000200		160	USING	BEGIN, R8	FIRST Base Register
000200		00001200		161	USING		SECOND Base Register
000200		00002200		162	USING	BEGIN+8192, R10	THIRD Base Register
000000	0.500			163	DAID	DO O	Talkalia FIRCT have an elektron
000200 000202	0580 0680			164 BEGIN 165	BALR	R8, 0	Initalize FIRST base register Initalize FIRST base register
000202	0680			166		R8, 0	Initalize FIRST base register
000202				167		2.0, 0	
000206	4190 8800		00000800	168	LA	R9, 2048(, R8)	Initalize SECOND base register
00020A	4190 9800		00000800	169	LA	R9, 2048(, R9)	Initalize SECOND base register
MANAGE	4140 0000		0000000	170	T A	D10 9049(D0)	Initalias THIDD base mosistan
00020E 000212	41A0 9800 41A0 A800		00000800 00000800	171 172	LA LA	R10, 2048(, R9)	Initalize THIRD base register
000212	TIAU AOUU		0000000	173	LA	R10, 2048(, R10)	Initalize THIRD base register
000216	B600 838C		0000058C	174	STCTL	RO, RO, CTLRO	Store CRO to enable AFP
00021A	9604 838D		0000058D	175	0 I	CTLR0+1, X' 04'	Turn on AFP bit
00021E	9602 838D		0000058D	176	OI	CTLR0+1, X' 02'	Turn on Vector bit
000222	B700 838C		0000058C	177	LCTL	RO, RO, CTLRO	Reload updated CRO
				178 170 ******	*****	****	************
							ancement facility 2 installed (bit 192)
				181 ******	*****	************	*************
				182			
				183	FCHEC		cked-decimal-enhancement facility 2'
000226	47F0 80C8		000002C8	184+	В	X0001	·
				185+*			Fcheck data area
00022A	40404040 40404040			186+* 187+SKT0001	DC	C' Ski i	skip messgae
	A58583A3 96996097			188+	DC DC		oping tests: ' decimal-enhancement facility 2'
000244					DC		
000244 000270	40868183 899389A3			109+	Dr.	C Idulii V VIII	L 1361 15 NOL INSLALIEU.
000244 000270	40868183 899389A3	000006В	0000001	189+ 190+SKL0001			t 192) is not installed.'
	40868183 899389A3	000006В	0000001		EQU DS	*- SKT0001 FD	facility bits

ASMA Ver.	0. 7. 0 zvector- e6-	18-VSCSHP (Zvector E6	VRR-b)			18 Jun 2024 18: 58: 41 Page 7
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				213 ******	*****	*******	*********
				214 *	ale ale ale ale ale ale	Do tests in the E	6TESTS table
				215 ******* 216	***	* * * * * * * * * * * * * * * * * * * *	********
000002F0	58C0 8398		00000598	217	L	R12, = $A(E6TESTS)$	get table of test addresses
		000002F4	00000001	218 219 NEXTE6	EQU	*	
000002F4	5850 C000	00000214	00000001	219 NEXTED 220	L	R5, 0(0, R12)	get test address
000002F8	1255		00000400	221	LTR	R5, R5	have a test?
000002FA	4780 8262		00000462	222 223	BZ	ENDTEST	done?
000002FE		00000000		224	USING	E6TEST, R5	
000002FE	4800 5004		00000004	225 226	LH	RO, TNUM	save current test number
00000302	5000 8E04		00001004	227	ST	RO, TESTING	for easy reference
00000306	58B0 5000		00000000	228 229	L	R11, TSUB	get address of test routine
0000030A	05BB		0000000	230	BALR		do test
0000030C	E710 8EDC 000E		000010DC	231 232	VST	V1, V10UTPUT	save result
				233			Suve Tesure
00000312	45F0 812E		0000032E	234 235	BAL	R15, XCHECK	
00000316	E310 5018 0014		0000018	236	LGF	R1, READDR	expected result address
0000031C 00000322	D50F 8EDC 1000 4770 8208	000010DC	00000000 00000408	237 238	CLC BNE	V10UTPUT, O(R1) FAILMSG	no, issue failed message
00000322	7//0 0200		00000408	239	DNE	FAI LIVDU	G
00000326 0000032A	41C0 C004 47F0 80F4		00000004 000002F4	240 241	LA B	R12, 4(0, R12) NEXTE6	next test address
UUUUUUAA	4/1'V OVI'4		00000£1·4	~ 41	D	NEALEU	

ASMA Ver.	0. 7. 0 zv	ector- e6- 1	8-VSCSHP (Zvector E6	VRR- b)				18 Jun 2024 18: 58: 41	Page	8
LOC	OBJECT	CODE	ADDR1	ADDR2	STM							
					243							
					244	* For sm	all (19	digit) values	s, cross	check result		
					245 246	* 11 roui *	naing r	node = U and co	onverti o	n to 64-bit does not overflow		
					247		R15 -	RETURN				
					248		4 0	0.1				
					249 250		v1, v2,	v3 have result	, source	e, scale		
			0000032E	0000001		XCHECK	EQU	*				
					252		-					
0000032E	E7B2 0000				253			V11, V2	copy s	ource		
00000334 0000033A	E6AB 3019 071F	FU/Z			254 255			V10, V11, V3, 159, 1, R15		hift overflow: ignore and return		
00000001	0,11				256		DOR	1, N10	CC-0. (over110w. Ignore and recarn		
0000033C	E60A 0018	0052			257			RO, V10, 1, 8	get 64	-bit binary value		
00000342	071F				258 259		BCR	1, 15	cc=3:	overflow: ignore and return		
00000344	E640 8390	2004		0000059C	260		VIJERI	RZ V4, =F' 0', 2	zero V	4 (FPR4)		
0000034A	E660 839C			0000059C	261					6 (FPR6)		
					262		. 50					
					263 264		t RO to	o appropriate s	short HF	P format (high result)		
00000350	B3C4 0040				265		CEGR	FPR4, RO	conver	t r0 to short hfp		
00000354	E740 81E0	000E		000003E0	266		VST	V4, XCV4				
	E710 81F0		000000000	000003F0	267			V1, XCV1		1 (1) HED		
00000360	D507 81F0 4770 8188		000003F0	000003E0 00000388	268 269		CLC BNE	XCV1(8), XCV4 XCFAIL	compare	e short (long) HFP		
0000000	4770 0100			0000000	270	*	DNL	ACIMIL				
					271	* build]	low res	sult & compare				
0000036A	B3C8 1014				272 273	*	CCED	D1 1 EDDA	CONTIO	nt high regult book to fixed		
0000036A	B9E9 1020				274			R1, 1, FPR4 R2, R0, R1		rt high result back to fixed ie. subtract high result		
00000372	B3C5 0042				275		CDGR	FPR4, R2		rt r2 to long hfp		
00000376	E740 81E0		000000000	000003E0	276		VST	V4, XCV4	•	l lel men		
0000037C 00000382	D507 81F8 4770 8188		000003F8	000003E0 00000388	277 278		CLC BNE	XCV1+8(8), XCV4 XCFAIL	compa	re low result long HFP		
00000386	07FF			0000000	279		BR	R15	0k, e	xi t		
					280	st. 3	6 13					
00000388					281 202	* xcheck XCFAIL	faileo DS	l message OH				
00000388	4820 5004			0000004	282 283	ACPALL	LH	R2, TNUM	9	get test number and convert		
0000038C	4E20 8EBB			000010BB	284		CVD	R2, DECNUM		9		
00000390	D211 8EA5		000010A5	0000108F	285		MVC	PRT3, EDIT				
00000396 0000039C	DE11 8EA5 D202 8E55		000010A5 00001055	000010BB 000010B2	286 287		ED MVC	PRT3, DECNUM XCPTNUM(3), PRT	[3±13 ±	fill in message with test #		
30000330	DAUA GEJJ	OLU.	00001033	OUUUIUDA	288		1414 C	ACI INUME O), I MI	UTIU I	III In message with test #		
000003A2	D207 8E77	500C	00001077	000000C	289		MVC	XCPNAME, OPNAME	E j	fill in message with instructi	on	
00000040	D000 0000				290 201		VCD	Do Do		get goal a as NO		
000003A8 000003AC	B982 0022 4320 5007			0000007	291 292		XGR I C	R2, R2 R2, SCALE		get scale as U8 and convert		
000003AC	4E20 8EBB			000010BB	293		CVD	R2, DECNUM		and convert		
000003B4	D211 8EA5	8E8F	000010A5	0000108F	294		MVC	PRT3, EDIT				
000003BA	DE11 8EA5		000010A5	000010BB	295		ED	PRT3, DECNUM	тү, 19	fill in magaga with soals fi	1.4	
000003C0	D202 8E8B	OED&	0000108B	000010B2	296 297		MVC	ACPSCALE(3), PK	110+15	fill in message with scale fie	1 U	
000003C6	50F0 8200			00000400	298		ST	R15, XCR15	,	save r15		

ASMA Ver.	0. 7. 0 zvector-e6-1	8-VSCSHP	(Zvector E6	VRR-b)			18 Jun 2024 18: 58: 41 Page 12
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				381 ******* 382 * 383 * 384 ******	Issue	HERCULES MESSAGE poin R2 = return address	**************************************
000004A8 000004AC	4900 83A4 07D2		000005A4	386 MSG 387	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
00004AE	9002 82E4		000004E4	389	STM	RO, R2, MSGSAVE	Save registers
000004B2 000004B6 000004BA	4900 83A6 47D0 82BE 4100 005F		000005A6 000004BE 0000005F	391 392 393	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
000004BE 000004C0 000004C2	1820 0620 4420 82F0		000004F0	395 MSGOK 396 397	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
00004C6 00004CA	4120 200A 4110 82F6		0000000A 000004F6	399 400	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
00004CE 000004D2	83120008 4780 82DE		000004DE	402 403	DC BZ	X' 83', X' 12', X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
000004D6 000004D8	1222 4780 82DE		000004DE	404 405 406	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
00004DC	0000			407 408	DC	Н' О'	CRASH for debugging purposes
00004DE 000004E2	9802 82E4 07F2		000004E4	410 MSGRET 411	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
00004E4 00004F0	00000000 00000000 D200 82FF 1000	000004FF	00000000	413 MSGSAVE 414 MSGMVC	DC MVC	3F'0' MSGMSG(0),0(R1)	Registers save area Executed instruction
00004F6 00004FF	D4E2C7D5 D6C8405C 40404040 40404040			416 MSGCMD 417 MSGMSG 418	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector-e6-1	8- VSCSHP	(Zvector E6	VRR- h)			18 Jun 2024 18: 58: 41 Page	13
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					

00000560	00020001 80000000			424	E0JPSW	DC	OD' O' , X' 000200	018000000', AD(0)	
00000570	B2B2 8360		00000560	426	EOJ	LPSWE	EOJPSW	Normal completion	
00000578	00020001 80000000			428	FAILPSW	DC	OD' O' , X' 000200	018000000', AD(X'BAD')	
00000588	B2B2 8378		00000578	430	FAI LTEST	LPSWE	FAILPSW	Abnormal termination	
				433	* * * * * * * * * * * * * * * * * * *			*****************************	
00000700	0000000			400	CITI DO	D.C.	T.	CDO.	
0000058C 00000590	00000000 00000000			436	CTLRO	DS DS	F F	CRO	
00000594				439 440		LTORG	, TI 4001	Literals pool	
00000594 00000598	00000080 00001974			441 442			=F' 128' =A(E6TESTS)		
0000059C 000005A0	00000000 0000001			443 444			=F' 0' =F' 1'		
000005A4 000005A6	0000 005F			445 446 447			=H' 0' =AL2(L' MSGMSG)		
				448 449	*	some (constants		
		00000400 00001000		450 451	K PAGE	EQU EQU	1024 (4*K)	One KB Size of one page	
		00010000 00100000	0000001	452 453	K64	EQU EQU	(64*K) (K*K)	64 KB 1 MB	
		AABBCCDD 000000DD			REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

SMA Ver.	0. 7. 0 zvec	tor- e6- 18	- VSCSHP (Z	Zvector E6	VRR- l)			18 Jun 2024 18: 58: 41 Page	1
LOC	OBJECT C	ODE	ADDR1	ADDR2	STMT					
						******	*****	*****	************	
					521 522			Γ DSECT ************************************	***********	
					JLL					
					524	E6TEST	DSECT	•		
000000	00000000					TSUB	DC	A(0)	pointer to test	
000004	0000 00				526	TNUM	DC DC	H' 00' X' 00'	Test Number	
000007	00				528	SCALE	DC	HL1' 00'	scale used	
000008 00000C	00000000 40404040 40	404040				V2ADDR OPNAME	DC DC	A(0) CL8' '	address of v2: 16-byte packed decimal E6 name	
000014	00000000	101010			531	RELEN	DC	A(0)	result length	
000018	0000000				532 533	READDR	DC	A(0)	expected result address	
					534					
					535	*	test 1	routine will be	here (from VRR-b macro)	
			00000000	000019DB	597	ZVE6TST	CSECT			
00112C				000019DB	538	ZVEOISI		, OF		
					540	******	*****		************	
					541 542	* Mac	cros to	o help build tes ******	st tables *************	
					544 545 546	* macro t	to gene	erate individual	l test	
					547 548 549 550		MACRO VRR_B	&INST, &SCALE	&INST - VRR-b instruction under test	
					551 552	&TNUM		&TNUM &TNUM+1		
					553 554			OFD		
					555 556		USING	*, R5	base for test data and test routine	
					557 558	T&TNUM		A(X&TNUM) H' &TNUM	address of test routine test number	
						V3_&TNUM V2_&TNUM		X' 00' HL1' &SCALE' A(RE&TNUM+16)	scale address of v2: 16-byte packed decimal	
					562 563		DC DC	CL8' &I NST' A(16)	instruction name result length	
					564 565		DC	A(RE&TNUM)	address of expected result	
					566 567		DS	OF		
					568		VL	V1, V1FUDGE	fudge V1	
					569 570		LGF	R2, V2_&TNUM	get v2	
									U .	

	0. 7. 0 zvector-e6-1			•			18 Jun 2024 18: 58: 41 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			

				607 * 608 *****	E6 VK	R-b tests *******	***********
				609	PRINT		
				610 *	Forc	VCCCID DECL	MAI COALE AND CONVERT AND CRITT TO HED
				612 *	E67C	VSCSHP - DECIM	MAL SCALE AND CONVERT AND SPLIT TO HFP
				613 *			
				614 * VSCS 615 *			CONVERT AND SPLIT TO HFP
				616 * VR			
				617 * fo	llowed by	v	
				618 * 619 *		followed by	expected result
				620 *		v2 - 16 byte z	zoned decimal (operand)
				621 *			
				622 * NO S	ni ft/Sca.	1 e 	
				624			
				625 * +0	VDD D	VCCCID A	
0001130				626 627+	VKK_D DS	VSCSHP, 0 OFD	
0001130		00001130		628 +	USING	*, R 5	base for test data and test routine
0001130 0001134	0000114C 0001			629+T1 630+	DC DC	A(X1) H' 1'	address of test routine test number
0001134	0001			631+	DC	X' 00'	cest number
0001137	00			632+V3_1	DC	HL1' 0'	scale
0001138 000113C	0000117C E5E2C3E2 C8D74040			633+V2_1 634+	DC DC	A(RE1+16) CL8' VSCSHP'	address of v2: 16-byte packed decimal instruction name
0001144	0000010			635+	DC	A(16)	result length
0001148	0000116C			636+ 637+*	DC	A(RE1)	address of expected result
000114C				638+X1	DS	OF	
000114C	E710 8EFC 0006		000010FC	639+	VL	V1, V1FUDGE	fudge_V1
0001152 0001158	E320 5008 0014 E722 0000 0006		00001138 00000000	640+ 641+	LGF VL	R2, V2_1 V2, O(R2)	get v2
000115E	E730 5007 7000		00001137	642+	VLEB	V3, V3_1, 7	get v3 scale
0001164 000116A	E612 3000 007C 07FB			643+ 644+	VSCSH BR	P V1, V2, V3 R11	test instruction return
000116A 000116C	UTFD			645+RE1	DS	OF	expected 16 byte result
000116C	0000000 0000000			646+	DROP	R5	•
000116C 0001174	00000000 00000000 0000000 00000000			647	DC	XL16, 000000000	000000000000000000000000000
000117C	0000000 00000000			648	DC	XL16' 00000000	000000000000000000000C'
0001184	00000000 0000000C			C40 * 0			
				649 * -0 650	VRR B	VSCSHP, 0	
0001190		00004100		651 +	DS _	OFD	
0001190 0001190	000011AC	00001190		652+ 653+T2	USI NG DC	*, R 5 A(X2)	base for test data and test routine address of test routine
0001194	000011AC 0002			654 +	DC	H' 2'	test number
0001196	00			655+	DC	X' 00'	anal a
0001197 0001198	00 000011DC			656+V3_2 657+V2_2	DC DC	HL1' 0' A(RE2+16)	scale address of v2: 16-byte packed decimal
000119C	E5E2C3E2 C8D74040			658 +	DC	CL8' VSCSHP'	instruction name
00011A4	0000010			659 +	DC	A(16)	result length

ASMA Ver.	0. 7. 0 zvector-e6-1	8-VSCSHP (Zvector E6	VRR-b)			18 Jun 2024 18: 58: 41 Page 19
LOC	OBJECT CODE	ADDR1	ADDR2	STMF			
000011A8	000011CC			660+ 661+*	DC	A(RE2)	address of expected result
000011AC 000011AC 000011B2	E710 8EFC 0006 E320 5008 0014		000010FC 00001198	662+X2 663+ 664+	DS VL LGF	OF V1, V1FUDGE R2, V2_2	fudge V1 get v2
000011B8 000011BE 000011C4	E722 0000 0006 E730 5007 7000 E612 3000 007C		0000000 00001197	665+ 666+ 667+	VL VLEB	V2, 0(R2) V3, V3_2, 7 P V1, V2, V3	get v3 scale test instruction
000011CA 000011CC 000011CC	07FB			668+ 669+RE2 670+	BR DS DROP	R11 OF R5	return expected 16 byte result
000011CC 000011D4	00000000 00000000 0000000 00000000			671	DC	XL16' 00000000000	000000000000000000000000000000000000000
000011DC 000011E4	00000000 0000000D			672 673 * +1	DC		000000000000000000D'
000011F0 000011F0		000011F0		674 675+ 676+	VRR_B DS USING	VSCSHP, 0 OFD * R5	base for test data and test routine
000011F0 000011F4	0000120C 0003	30001110		677+T3 678+ 679+	DC DC	A(X3) H' 3' X' 00'	address of test routine test number
000011F6 000011F7 000011F8	00 00 0000123C			680+V3_3 681+V2_3	DC DC DC	HL1' 0' A(RE3+16)	scale address of v2: 16-byte packed decimal
000011FC 00001204 00001208	E5E2C3E2 C8D74040 00000010 0000122C			682+ 683+ 684+ 685+*	DC DC DC	CL8' VSCSHP' A(16) A(RE3)	instruction name result length address of expected result
0000120C 0000120C	E710 8EFC 0006		000010FC	686+X3 687+	DS VL	OF V1, V1FUDGE	fudge V1
00001212 00001218 0000121E	E320 5008 0014 E722 0000 0006 E730 5007 7000		000011F8 00000000 000011F7	688+ 689+ 690+	LGF VL VLEB	R2, V2_3 V2, O(R2) V3, V3_3, 7	get v3 scale
	E612 3000 007C		00001117	691+ 692+ 693+RE3		P V1, V2, V3 R11 OF	test instruction return expected 16 byte result
0000122C	41100000 00000000			694+ 695		R5	00000000000000000000000000000000000000
00001234 0000123C 00001244				696	DC	XL16' 000000000000	000000000000000001C'
00001250				697 * -1 698 699+	DS _	VSCSHP, 0 OFD	
00001250 00001250 00001254	0000126C 0004	00001250		700+ 701+T4 702+	USI NG DC DC	*, R5 A(X4) H' 4'	base for test data and test routine address of test routine test number
00001256 00001257 00001258	00 0000129C			703+ 704+V3_4 705+V2_4	DC DC DC	X' 00' HL1' 0' A(RE4+16)	scale address of v2: 16-byte packed decimal
0000125C 00001264 00001268	E5E2C3E2 C8D74040 00000010 0000128C			706+ 707+ 708+	DC DC DC	CL8' VSCSHP' A(16) A(RE4)	instruction name result length address of expected result
0000126C 0000126C	E710 8EFC 0006		000010FC	709+* 710+X4 711+	DS VL	OF V1, V1FUDGE	fudge V1

VL

V2, O(R2)

763 +

0000000

00001338

E722 0000 0006

00001344 5812 3000 007C 763+ VSCSFF VI, VZ, VZ Fest instruction 778+ 763+ VSCSFF VI, VZ, VZ Fest instruction 778+ 763+ VSCSFF VI, VZ, VZ Fest instruction 778+ VSCSFF VI, VZ, VZ Fest instruction 778+ VSCSFF VI, VZ, VZ Fest instruction 778+ VSCSFF VI, VZ, VZ VZ, VZ, VZ VZ, V			ector-e6-1	8-VSCSHP (VRR-b)			18 Jun 2024 18: 58: 41 Page 21
00001344 S12 3000 007C 765+ VSCSIFF VI, V2, V3 test Instruction 000101344 File	LOC	OBJECT	CODE	ADDR1	ADDR2	STM			
00001345 07FR 00000000 00000000 00000000 000000	0000133E				00001317		VLEB	V3, V3_6, 7	get_v3_scale
00001345			0070						
0000134C 4E1FF973 0000000		UTID							
Marchard	0000134C						DROP		empered to byte resure
0000136C	0000134C					769	DC	XL16' 4E1FF9730000	0000048CAFA8001000000'
171	0000135C	0000000	0000009			770	DC	XL16' 000000000000	0000900000000000001C'
00001370	00001364	00000000	0000001C			772 * -92233			
00001370	00001070								
00001370 0000138C 778+T7 DC A(X7) Address of test routine				00001370					base for test data and test routine
00001374 0007		0000138C		00001370					
00001377 0000138C 0000138C 780+V2_7 0C H1.1 o' oddress of v2: 16-byte packed decimal oddress o	00001374					777+	DC	H' 7'	
00001378 0000138C 780+V2.7 DC A(RE7+16) address of V2: 16-byte packed decimal 00001384 00000100 782+ DC C(RE7) 00001384 0000138C 782+ DC A(RE7) address of expected result 00001380 0000138C 783+ DC A(RE7) address of expected result 0000138C 780+ VI VI VI VI VI VI VI V	00001376								
0000137C E5E2CSE2 C8D74040 781+									
00001384 0000010 0000100 0000138C 0000138C 0000138C 0000138C 788+			C8D74040						instruction name
0000138C 783+			00271010			782+			result length
0000138C F710 SEFC 0006 000016PC 786+ VI VI VI VI VI VI VI V	00001388	000013AC				784 +*			address of expected result
00001392 E320 5008 0014 00001378 787+ LGF R2, V2 7 get V2	0000138C				00004075				
00001398									
0000139E									get vz
000013A4	0000139E						VLEB	V3, V3_7, 7	get v3 scale
000013AC			007C				VSCSH	P V1, V2, V3	
O00013AC O00003AC O0000000 O00000000		07FB							
000013BC									expected to byte result
000013C4 0000000 00009223 775808D 795 DC XL16' 00000000000009223372036854775808D' 000013C4 37203685 4775808D 796	000013AC								000000000000000000000000000000000000000
000013C4 37203685 4775808D 796 797 * 9223372036854775807 798 VRR_B VSCSHP, 0 000013D0 000013EC 000013D0 800+ USING *, R5 base for test data and test routine 000013D4 0008 802+ DC H(8') 000013D6 00 803+ DC X' 00' 000013D8 000014C 805+V2_8 DC H(L1'0' scale 000013D8 000014C 805+V2_8 DC A(E8)+16) address of v2: 16-byte packed decimal 000013EC 0000013EC 800014C 805+V2_8 DC A(E8)+16) result length 000013ES 000014C 805+V2_8 DC A(RE8) address of v2: 16-byte packed decimal 000013EC 800014C 805+V2_8 DC A(RE8) address of v2: 16-byte packed decimal 000013EC 800014C 808+ DC A(RE8) address of expected result 000013EC 800014C 808+ DC A(RE8) address of expected result 000013EC 800014C 808+ DC A(RE8) address of expected result 000013EC 800014C 811+ VL VI, VIFUDGE fudge V1 000013EC 810 8EFC 0006 000010FC 811+ VL VI, VIFUDGE fudge V1 000013F8 8722 0000 0006 00000000 813+ VL V2, 0(R2) 000013F8 8730 5007 7000 000013D 814+ VLEB V3, V3_8, 7 get v3 scale						705	DC	YI 16' 00000000000	10223372036854775808D'
796 797 * 9223372036854775807 798						700	ЪС	ALIO UUUUUUUUU	70220312000031110000D
798							7909698	. 4775007	
000013D0 000013D0 000013D0 800+ USING * R5 base for test data and test routine 000013D0 000013EC 801+T8 DC A(X8) address of test routine 000013D4 0008 802+ DC H' 8' test number 000013D6 00 803+ DC X' 00' 000013D7 00 804+V3_8 DC HL1' 0' scale 000013D6 E5E2C3E2 C8D74040 805+V2_8 DC A(RE8+16) address of v2: 16-byte packed decimal 000013E4 0000010 807+ DC A(16) result length 000013E8 0000140C 808+ DC A(RE8) address of expected result 000013EC 810+X8 DS OF 000013EC E710 8EFC 0006 000010FC 811+ VL V1, V1FUDGE fudge V1 000013F2 E320 5008 0014 000013B8 812+ LGF R2, V2_8 get v2 000013FE E720 00000000 0000013D									
000013D0 000013EC 801+T8 DC A(X8) address of test routine 000013D4 0008 802+ DC H'8' test number 000013D6 00 803+ DC HL1'0' scale 000013D7 00 804+V3_8 DC HL1'0' scale 000013D8 0000141C 805+V2_8 DC A(RE8+16) address of v2: 16-byte packed decimal 000013EC 55E2C3E2 C8D74040 806+ DC CL8' VSCSHP' instruction name 000013E4 0000010 807+ DC A(16) result length 000013E8 0000140C 808+ DC A(RE8) address of expected result 000013EC 810+X8 DS 0F 000013EC E710 8EFC 0006 00010FC 811+ VL VI, V1FUDGE fudge V1 000013F8 E722 0000 0006 00001000 813+ VL V2, 0(R2) 000013FE E730 5007 7000 000013D7 814+ VLEB V3, V3_8, 7 get	000013D0					799 +	DS _	OFD	
000013D4 0008 802+ DC H'8' test number 000013D6 00 803+ DC X'00' 000013D7 00 804+V3_8 DC HL1'0' scale 000013D8 0000141C 805+V2_8 DC A(RE8+16) address of v2: 16-byte packed decimal 000013D6 E5E2C3E2 C8D74040 806+ DC CL8' VSCSHP' instruction name 000013E4 0000010 807+ DC A(RE8) result length 000013E0 809+* BO A(RE8) address of expected result 000013EC 810+X8 DS OF 000013EC 810+X8 DS OF 000013F2 E320 5008 0014 000013B8 812+ LGF R2, V2_8 get v2 000013F8 E722 0000 0000 000013D7 814+ VL V2, 0(R2) 000013F8 E730 5007 7000 000013D7 814+ VLEB V3, V3_8, 7 get v	000013D0			000013D0		800 +	USING	*, R 5	
000013D6 00 803+ DC X' 00' 000013D7 00 804+V3_8 DC HL1' 0' scal e 000013D8 0000141C 805+V2_8 DC A(RE8+16) address of v2: 16-byte packed decimal 000013D6 E5E2C3E2 C8D74040 806+ DC CL8' VSCSHP' instruction name 000013E4 0000010 807+ DC A(16) result length 000013E8 0000140C 809+* B0+X8 DS 0F 000013EC E710 8EFC 0006 000010FC 811+ VL V1, V1FUDGE fudge V1 000013F2 E320 5008 0014 000013D8 812+ LGF R2, V2_8 get v2 000013F8 E722 0000 00006 00000000 813+ VL V2, 0(R2) 000013F8 E730 5007 7000 000013D7 814+ VLEB V3, V3_8, 7 get v3 scale									
$\begin{array}{cccccccccccccccccccccccccccccccccccc$									test number
000013D8 0000141C 805+V2_8 DC A(RE8+16) address of v2: 16-byte packed decimal 000013DC E5E2C3E2 C8D74040 806+ DC CL8' VSCSHP' instruction name 000013E4 0000010 807+ DC A(RE8) result length 000013E8 0000140C 808+ DC A(RE8) address of expected result 000013EC 810+X8 DS 0F Fudge V1 000013EC 810+X8 BS Fudge V1 000013F2 8320 5008 0014 000013D8 812+ LGF R2, V2_8 get v2 000013F8 8722 0000 0006 00000000 813+ VL V2, 0(R2) 000013FE E730 5007 7000 000013D7 814+ VLEB V3, V3_8, 7 get v3 scale									scal e
000013E4 00000010 000013E8 0000140C 807+ 808+ 809+* DC A(RE8) address of expected result 000013EC 000013EC 000013EC E710 8EFC 0006 000010FC 811+ VL V1, V1FUDGE 000013F2 E320 5008 0014 000013D8 812+ LGF R2, V2_8 get v2 Fudge V1 get v2 000013F8 E722 0000 0006 00000000 813+ VL V2, 0(R2) 000013FE E730 5007 7000 000013D7 814+ VLEB V3, V3_8, 7 get v3 scale	000013D8	0000141C				805+V2_8	DC	A(RE8+16)	address of v2: 16-byte packed decimal
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000013DC		C8D74040						
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000013E4 000013E8					808+			
000013F2 E320 5008 0014 000013D8 812+ LGF R2, V2_8 get v2 000013F8 E722 0000 0006 00000000 813+ VL V2, 0(R2) 000013FE E730 5007 7000 000013D7 814+ VLEB V3, V3_8, 7 get v3 scale	000013EC	T			000015=5				0.1. ***
$ \begin{array}{ccccccccccccccccccccccccccccccccccc$									
000013FE E730 5007 7000 000013D7 814+ VLEB V3, V3_8, 7 get v3 scale								κλ, νλ_δ V2 O(R2)	get va
00001404 E612 3000 007C 815+ VSCSHP V1, V2, V3 test instruction	000013F8 000013FE						VLEB	V3, V3 8, 7	get v3 scale
	00001404						VSCSHI	$P V1, V\overline{2}, V3$	test instruction

R11

0F

return

expected 16 byte result

BR

DS

866+

867+RE10

000014CA

000014CC

07FB

J.,,,,	0. 7. 0 zvector- e6- 1	.8-VSCSHP (Zvector E6	VRR- b)			18 Jun 2024 18: 58: 41 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00014CC 00014CC 00014D4	5A71B5A6 00000000 54237518 70DF6067			868+ 869	DROP DC	R5 XL16' 5A71B5A6000	0000005423751870DF6067'
00014DC	90090000 00018446 74407370 9551615C			870	DC	XL16' 90090000000	018446744073709551615C'
				871 872 * 999999 873		84467440737095516 VSCSHP, 0	815
00014F0 00014F0 00014F0	0000150C	000014F0		874+ 875+ 876+T11	DS USING DC	OFD	base for test data and test routine address of test routine
00014F4 00014F6	000B 00			877+ 878+	DC DC	H' 11' X' 00'	test number
00014F7 00014F8 00014FC	00 0000153C E5E2C3E2 C8D74040			879+V3_11 880+V2_11 881+	DC DC DC	HL1' 0' A(RE11+16) CL8' VSCSHP'	scale address of v2: 16-byte packed decimal instruction name
0001504 0001508	00000010 0000152C			882+ 883+ 884+*	DC DC	A(16) A(RE11)	result length address of expected result
00150C 00150C	E710 8EFC 0006		000010FC	885+X11 886+	DS VL	OF V1, V1FUDGE	fudgo V1
001512 001518	E320 5008 0014 E722 0000 0006		000014F8 00000000	887+ 888+	LGF VL	R2, V2_11 V2, O(R2)	fudge V1 get v2
00151E 001524 00152A	E730 5007 7000 E612 3000 007C 07FB		000014F7	889+ 890+ 891+	VLEB VSCSHI BR	V3, V3_11, 7 P V1, V2, V3 R11	get v3 scale test instruction return
000152C 000152C 000152C	5A7E37BE 00000000			892+RE11 893+ 894	DS DROP DC	OF R5	expected 16 byte result
00152C 0001534 000153C 0001544	541E05A6 B0816BCD 99999999 90018446 74407370 9551615C			895	DC		018446744073709551615C'
001344	74407370 33310130						
					5h1 ft/Sc	cal e 	
				900 901 * +0			
001550 001550		00001550		902 903+ 904+	VRR_B DS USING	VSCSHP, 1 OFD * R5	base for test data and test routine
001550 001554 001556	0000156C 000C 00	0001000		905+T12 906+ 907+	DC DC	A(X12) H' 12' X' 00'	address of test routine test number
001557 001558 00155C	01 0000159C E5E2C3E2 C8D74040			908+V3_12 909+V2_12 910+	DC DC DC	HL1' 1' A(RE12+16) CL8' VSCSHP'	scale address of v2: 16-byte packed decimal instruction name
001564 001568	00000010 0000158C			911+ 912+ 913+*	DC DC	A(16) A(RE12)	result length address of expected result
00156C 00156C 001572	E710 8EFC 0006 E320 5008 0014		000010FC 00001558	914+X12 915+ 916+	DS VL LGF	OF V1, V1FUDGE R2, V2_12	fudge V1 get v2
001578 00157E	E722 0000 0006 E730 5007 7000		00001000 00000000 00001557	917+ 918+	VL	V2, 0(R2) V3, V3_12, 7	get v3 scale

DC

971

41A00000 00000000

0000164C

XL16' 41A000000000000000000000000000000000

DC

XL16' 00000000000000000036650385409D'

1021

0000171C

00001724

0000000 00000000

00003665 0385409D


	U. /. U zvector-eb-	`		•			18 Jun 2024 18: 58: 41 Page 2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				1074		VSCSHP, 2	
0017F0				1075+	DS	OFD	
0017F0		000017F0		1076+	USING		base for test data and test routine
0017F0	0000180C			1077+T19	DC	A(X19)	address of test routine
0017F4	0013			1078+	DC	H' 19'	test number
0017F6	00			1079+	DC	X' 00'	
0017F7	02			1080+V3_19	DC	HL1' 2'	scale
0017F8	0000183C			1081+V2 ⁻ 19	DC	A(RE19+16)	address of v2: 16-byte packed decimal
0017FC	E5E2C3E2 C8D74040			1082+	DC	CL8' VSCSHP'	instruction name
001804	00000010			1083+	DC	A(16)	result length
001808	0000182C			1084+	DC	A(RE19)	address of expected result
				1085+*	-		Province of the contract of th
00180C				1086+X19	DS	OF	
00180C	E710 8EFC 0006		000010FC	1087+	VL	V1, V1FUDGE	fudge V1
001812	E320 5008 0014		000017F8	1088+	ĹĠF	R2, V2_19	get v2
001818	E722 0000 0006		00000000	1089+	VL	$V2, O(\overline{R}2)$	0-1-
00181E	E730 5007 7000		000017F7	1090+	VLEB	V2, U(R2) V3, V3_19, 7	get v3 scale
001811	E612 3000 007C			1091+		P V1, V2, V3	test instruction
00182A	07FB			1092+	BR	R11	return
00182K	0/1 <i>D</i>			1092+ 1093+RE19	DS	OF	expected 16 byte result
00182C				1094+	DROP	R5	expected to byte result
00182C	5231FFFF 00000000			1095	DC		0000004CFFFFFFFFF9C00'
001824	4CFFFFF FFFF9C00			1093	DC	ALIO JESTITITO	0000004CFFFFFFFF5C00
				1006	DC	VI 16! 000000000	000000000000000000000000000000000000000
00183C	00000000 00009223			1096	DC	YT10 000000000	0009223372036854775807C'
001844	37203685 4775807C			1007			
				1097 1098 * 184467	74407976	09551615	
				1098 184407		VSCSHP, 2	
0001850				1100+	DS	OFD	
001850		00001850		1101+	USING		base for test data and test routine
001850	0000186C	00001830		1101+ 1102+T20	DC	A(X20)	address of test routine
001854	0014			1102+120	DC	H' 20'	test number
001856	0014			1104+	DC	X' 00'	cest number
001857	02			1104+ 1105+V3 20	DC DC	HL1' 2'	scal e
	0000189C			1105+V3_20 1106+V2_20	DC DC		
001858						A(RE20+16)	address of v2: 16-byte packed decimal
00185C	E5E2C3E2 C8D74040			1107+	DC	CL8' VSCSHP'	instruction name
001864	00000010			1108+	DC	A(16)	result length
001868	0000188C			1109+	DC	A(RE20)	address of expected result
001000				1110+*	DC	OE	
00186C	E710 SEEC 0000		00001050	1111+X20	DS	OF	fudge V1
00186C	E710 8EFC 0006		000010FC	1112+	VL	V1, V1FUDGE	fudge V1
001872	E320 5008 0014			1113+	LGF	R2, V2_20	get v2
0001878	E722 0000 0006			1114+	VL	V2, 0(R2)	
000187E	E730 5007 7000		00001857	1115+		V3, V3_20, 7	get_v3_scale
0001884	E612 3000 007C			1116+		P V1, V2, V3	test instruction
00188A	07FB			1117+	BR	R11	return
00188C				1118+RE20	DS	OF	expected 16 byte result
00188C	7000FFFF 0000000			1119+	DROP	R5	000000046000000000000000000000000000000
000188C	5263FFFF 00000000			1120	DC	XL16' 5263FFFF0	0000004CFFFFFFFFF9C00'
0001894	4CFFFFF FFFF9C00					*** 4.01.00.00.00.00.00	
000189C	00000000 00018446			1121	DC	XL16' 000000000	0018446744073709551615C'
)0018A4	74407370 9551615C			4400			
				1122			
						344674407370955	1615
				1124		VSCSHP, 3	
00018B0				1125+	DS	OFD	

ASM	A Ver.	0. 7. 0 zvector- e6- 1	.8- VSCSHP (Zvector E6	VRR-b)			18 Jun 2024 18: 58: 41 Page 28
L	OC	OBJECT CODE	ADDR1	ADDR2	STMT			
000	018B0		000018B0		1126+	USING	* D5	base for test data and test routine
		000018CC	опольторо		1120+ 1127+T21		A(X21)	address of test routine
		0015			1128+	DC	H' 21'	test number
	018B6	00			1129+		X' 00'	cest number
	018B7	03			1125+ 1130+V3_21	DC DC	HL1'3'	scal e
		000018FC			1130+V3_21 1131+V2_21		A(RE21+16)	address of v2: 16-byte packed decimal
		E5E2C3E2 C8D74040			1131+\\(\mu__\mu\) 1132+	DC	CL8' VSCSHP'	instruction name
		00000010			1132+	DC DC	A(16)	result length
		0000010 000018EC			1134+	DC	A(RE21)	address of expected result
UUU	01000	OOOTOLC			1134+ 1135+*	DC	A(RE21)	address of expected result
0000	018CC				1135+ 1136+X21	DS	0F	
		E710 8EFC 0006		000010FC	1130+x21 1137+		V1, V1FUDGE	fudge V1
		E320 5008 0014		0000101C			R2, V2_21	get v2
		E722 0000 0006		00001000		VL	V2, 0(R2)	get va
		E722 0000 0000 E730 5007 7000		000018B7	1140+		V2, U(K2) V3, V3_21, 7	get v3 scale
		E612 3000 007C		OUGUIODI	1140+		P V1, V2, V3	test instruction
		07FB			1142+	BR	R11	return
	018EC	0/1B			1143+RE21	DS	OF	expected 16 byte result
	018EC				1144+	DROP		expected to byte resurt
		5D1BC2D9 00000000			1145			000056FA816778E89096'
		56FA8167 78E89096			1110	20	ALIO ODIDOZDOGGO	7000001110101770220000
		90090000 00018446			1146	DC	XL16' 900900000001	8446744073709551615C'
		74407370 9551615C						
					1147			
							344674407370955161	5
					1149		VSCSHP, 3	
	01910				1150+	DS	OFD	
0000	01910		00001910		1151+	HSING	*, R 5	base for test data and test routine
	04040	00001000	00001010					
0000		0000192C	00001010		1152+T22	DC	A(X22)	address of test routine
0000	01914	0016	33331313		1152+T22 1153+	DC DC	A(X22) H' 22'	
0000 0000 0000	01914 01916	0016 00	00001010		1152+T22 1153+ 1154+	DC DC DC	A(X22) H' 22' X' 00'	address of test routine test number
0000 0000 0000	01914 01916 01917	0016 00 03	00001010		1152+T22 1153+ 1154+ 1155+V3_22	DC DC DC DC	A(X22) H' 22' X' 00' HL1' 3'	address of test routine test number scale
0000 0000 0000 0000	01914 01916 01917 01918	0016 00 03 0000195C	00001010		1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22	DC DC DC DC	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16)	address of test routine test number scale address of v2: 16-byte packed decimal
0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C	0016 00 03 0000195C E5E2C3E2 C8D74040	00001010		1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+	DC DC DC DC DC	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP'	address of test routine test number scale address of v2: 16-byte packed decimal instruction name
0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010	00001010		1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+	DC DC DC DC DC DC DC	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16)	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length
0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924	0016 00 03 0000195C E5E2C3E2 C8D74040	00001010		1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1159+	DC DC DC DC DC	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP'	address of test routine test number scale address of v2: 16-byte packed decimal instruction name
0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010	00001010		1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1159+ 1160+*	DC DC DC DC DC DC DC DC	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22)	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length
0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C		000010FC	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1159+ 1160+* 1161+X22	DC DC DC DC DC DC DC DC DC	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result
0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 0192C 0192C	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006		000010FC 00001918	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1159+ 1160+* 1161+X22 1162+	DC DC DC DC DC DC DC DC DC VL	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1
0000 0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 0192C 0192C 01932	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006 E320 5008 0014		00001918	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1160+* 1161+X22 1162+ 1163+	DC DC DC DC DC DC DC DC VL LGF	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE R2, V2_22	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result
0000 0000 0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 0192C 0192C 01932 01938	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006 E320 5008 0014 E722 0000 0006		$00001918 \\ 00000000$	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1159+ 1160+* 1161+X22 1162+ 1163+ 1164+	DC DC DC DC DC DC DC VL LGF VL	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE R2, V2_22 V2, O(R2)	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2
0000 0000 0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 0192C 0192C 01932 01938	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006 E320 5008 0014 E722 0000 0006 E730 5007 7000		00001918	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1160+* 1161+X22 1162+ 1163+	DC DC DC DC DC DC DC VL LGF VL VLEB	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE R2, V2_22 V2, O(R2) V3, V3_22, 7	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1
0000 0000 0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 01928 01932 01932 01938 0193E	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006 E320 5008 0014 E722 0000 0006		$00001918 \\ 00000000$	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1159+ 1160+* 1161+X22 1162+ 1163+ 1164+ 1165+	DC DC DC DC DC DC DC VL LGF VL VLEB	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE R2, V2_22 V2, O(R2)	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2 get v3 scale
0000 0000 0000 0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 01928 01932 01932 01938 0193E 01944	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006 E320 5008 0014 E722 0000 0006 E730 5007 7000 E612 3000 007C		$00001918 \\ 00000000$	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1159+ 1160+* 1161+X22 1162+ 1163+ 1164+ 1165+ 1166+	DC DC DC DC DC DC DC VL LGF VL VLEB VSCSHI BR DS	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE R2, V2_22 V2, O(R2) V3, V3_22, 7 P V1, V2, V3 R11 OF	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2 get v3 scale test instruction
0000 0000 0000 0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 0192C 0192C 01932 01932 01938 0193E 01944 0194A 0194C	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006 E320 5008 0014 E722 0000 0006 E730 5007 7000 E612 3000 007C 07FB		$00001918 \\ 00000000$	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1160+* 1161+X22 1162+ 1163+ 1164+ 1165+ 1166+ 1167+ 1168+RE22 1169+	DC DC DC DC DC DC DC DC VL LGF VL VLEB VSCSHI BR DS DROP	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE R2, V2_22 V2, O(R2) V3, V3_22, 7 P V1, V2, V3 R11 OF R5	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2 get v3 scale test instruction return expected 16 byte result
0000 0000 0000 0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 0192C 0192C 01932 01932 01938 01938 01938 01944 01944 0194C 0194C	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006 E320 5008 0014 E722 0000 0006 E730 5007 7000 E612 3000 007C 07FB		$00001918 \\ 00000000$	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1159+ 1160+* 1161+X22 1162+ 1163+ 1164+ 1165+ 1166+ 1167+ 1168+RE22	DC DC DC DC DC DC DC VL LGF VL VLEB VSCSHI BR DS	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE R2, V2_22 V2, O(R2) V3, V3_22, 7 P V1, V2, V3 R11 OF R5	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2 get v3 scale test instruction return
0000 0000 0000 0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 0192C 0192C 01932 01932 01938 0193E 01944 0194A 0194C 0194C 0194C	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006 E320 5008 0014 E722 0000 0006 E730 5007 7000 E612 3000 007C 07FB 5D1ED09B 00000000 57EA5461 321798D1		$00001918 \\ 00000000$	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1160+* 1161+X22 1162+ 1163+ 1164+ 1165+ 1166+ 1167+ 1168+RE22 1169+ 1170	DC D	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE R2, V2_22 V2, O(R2) V3, V3_22, 7 P V1, V2, V3 R11 OF R5 XL16' 5D1ED09B0000	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2 get v3 scale test instruction return expected 16 byte result
0000 0000 0000 0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 0192C 0192C 01932 0193E 0193E 01944 0194C 0194C 0194C 01954 0195C	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006 E320 5008 0014 E722 0000 0006 E730 5007 7000 E612 3000 007C 07FB 5D1ED09B 00000000 57EA5461 321798D1 99999999 90018446		$00001918 \\ 00000000$	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1160+* 1161+X22 1162+ 1163+ 1164+ 1165+ 1166+ 1167+ 1168+RE22 1169+	DC D	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE R2, V2_22 V2, O(R2) V3, V3_22, 7 P V1, V2, V3 R11 OF R5 XL16' 5D1ED09B0000	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2 get v3 scale test instruction return expected 16 byte result
0000 0000 0000 0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 0192C 0192C 01932 01932 01938 0193E 01944 0194A 0194C 0194C 0194C	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006 E320 5008 0014 E722 0000 0006 E730 5007 7000 E612 3000 007C 07FB 5D1ED09B 00000000 57EA5461 321798D1		$00001918 \\ 00000000$	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1159+ 1160+* 1161+X22 1162+ 1163+ 1164+ 1165+ 1166+ 1167+ 1168+RE22 1169+ 1170	DC D	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE R2, V2_22 V2, O(R2) V3, V3_22, 7 P V1, V2, V3 R11 OF R5 XL16' 5D1ED09B0000	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2 get v3 scale test instruction return expected 16 byte result
0000 0000 0000 0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 0192C 0192C 01932 0193E 0193E 01944 0194C 0194C 0194C 01954 0195C	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006 E320 5008 0014 E722 0000 0006 E730 5007 7000 E612 3000 007C 07FB 5D1ED09B 00000000 57EA5461 321798D1 99999999 90018446		$00001918 \\ 00000000$	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1160+* 1161+X22 1162+ 1163+ 1164+ 1165+ 1166+ 1167+ 1168+RE22 1169+ 1170	DC D	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE R2, V2_22 V2, O(R2) V3, V3_22, 7 P V1, V2, V3 R11 OF R5 XL16' 5D1ED09B0000	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2 get v3 scale test instruction return expected 16 byte result
0000 0000 0000 0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 0192C 0192C 01932 0193E 0193E 01944 0194A 0194C 0194C 0194C 0195C 0195C	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006 E320 5008 0014 E722 0000 0006 E730 5007 7000 E612 3000 007C 07FB 5D1ED09B 00000000 57EA5461 321798D1 99999999 90018446 74407370 9551615C		$00001918 \\ 00000000$	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1160+* 1161+X22 1162+ 1163+ 1164+ 1165+ 1166+ 1167+ 1168+RE22 1169+ 1170 1171	DC D	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE R2, V2_22 V2, O(R2) V3, V3_22, 7 P V1, V2, V3 R11 OF R5 XL16' 5D1ED09B0000 XL16' 99999999001	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2 get v3 scale test instruction return expected 16 byte result 0000057EA5461321798D1' 8446744073709551615C'
0000 0000 0000 0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 0192C 0192C 0192C 01932 01938 0193E 01944 0194C 0194C 0194C 0194C 0195C 01964	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006 E320 5008 0014 E722 0000 0006 E730 5007 7000 E612 3000 007C 07FB 5D1ED09B 00000000 57EA5461 321798D1 99999999 90018446 74407370 9551615C		$00001918 \\ 00000000$	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1160+* 1161+X22 1162+ 1163+ 1164+ 1165+ 1166+ 1167+ 1168+RE22 1169+ 1170 1171 1172 1173 1174	DC D	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE R2, V2_22 V2, O(R2) V3, V3_22, 7 P V1, V2, V3 R11 OF R5 XL16' 5D1ED09B0000 XL16' 99999999001	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2 get v3 scale test instruction return expected 16 byte result 0000057EA5461321798D1' 8446744073709551615C'
0000 0000 0000 0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 0192C 0192C 01932 01932 01938 01938 01944 0194C 0194C 0194C 0194C 0194C 01954	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006 E320 5008 0014 E722 0000 0006 E730 5007 7000 E612 3000 007C 07FB 5D1ED09B 00000000 57EA5461 321798D1 99999999 90018446 74407370 9551615C		$00001918 \\ 00000000$	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1160+* 1161+X22 1162+ 1163+ 1164+ 1165+ 1166+ 1167+ 1168+RE22 1169+ 1170 1171 1172 1173 1174 1175	DC D	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE R2, V2_22 V2, O(R2) V3, V3_22, 7 P V1, V2, V3 R11 OF R5 XL16' 5D1ED09B0000 XL16' 99999999001	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2 get v3 scale test instruction return expected 16 byte result 0000057EA5461321798D1' 8446744073709551615C'
0000 0000 0000 0000 0000 0000 0000 0000 0000	01914 01916 01917 01918 0191C 01924 01928 0192C 0192C 0192C 01932 01938 0193E 01944 0194C 0194C 0194C 0194C 0195C 01964	0016 00 03 0000195C E5E2C3E2 C8D74040 00000010 0000194C E710 8EFC 0006 E320 5008 0014 E722 0000 0006 E730 5007 7000 E612 3000 007C 07FB 5D1ED09B 00000000 57EA5461 321798D1 99999999 90018446 74407370 9551615C		$00001918 \\ 00000000$	1152+T22 1153+ 1154+ 1155+V3_22 1156+V2_22 1157+ 1158+ 1159+ 1160+* 1161+X22 1162+ 1163+ 1164+ 1165+ 1166+ 1167+ 1168+RE22 1169+ 1170 1171 1172 1173 1174 1175 1176 *	DC D	A(X22) H' 22' X' 00' HL1' 3' A(RE22+16) CL8' VSCSHP' A(16) A(RE22) OF V1, V1FUDGE R2, V2_22 V2, O(R2) V3, V3_22, 7 P V1, V2, V3 R11 OF R5 XL16' 5D1ED09B0000 XL16' 99999999001	address of test routine test number scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2 get v3 scale test instruction return expected 16 byte result 0000057EA5461321798D1' 8446744073709551615C'

1212 * Register equates 1213 *	
1213 1215 1216	****
00000000	*****
00000001 00000001 1216 RI EQU 1	
00000001 00000001 1216 RI EQU 1	
00000001	
00000000	
00000000	
00000000	
00000000	
00000000	
00000000	
0000000C 0000001 1227 R12 EQU 13 000000E 0000001 1228 R13 EQU 13 000000F 0000001 1229 R14 EQU 14 000000F 0000001 1230 R15 EQU 15 1232 ***********************************	
0000000D 00000001 1228 R13 EQU 14 EQU 15 EQU 16 EQU 16	
1232 1232 1233 1233 1233 1233 1233 1233 1234	
1232 ***********************************	
1233 * Register equates 1234 ************************************	
1234 ************************************	*****
00000000 00000001 1236 FPR0 EQU 0 00000001 00000001 1237 FPR1 EQU 1 00000002 00000001 1238 FPR2 EQU 2 00000004 00000001 1249 FPR4 EQU 4 00000005 00000001 1241 FPR5 EQU 5 00000006 0000001 1242 FPR6 EQU 6 00000007 0000001 1243 FPR7 EQU 7 00000008 00000001 1244 FPR8 EQU 8 00000009 00000001 1245 FPR9 EQU 9 0000000A 00000001 1246 FPR10 EQU 10 0000000B 00000001 1247 FPR11 EQU 11 0000000C 00000001 1248 FPR12 EQU 12 0000000D 00000001 1249 FPR13 EQU 13 00	* * * * * * * * *
00000001 00000001 1237 FPR1 EQU 1 00000002 00000001 1238 FPR2 EQU 2 00000003 00000001 1239 FPR3 EQU 3 00000004 00000001 1240 FPR4 EQU 4 00000005 00000001 1241 FPR5 EQU 5 00000006 00000001 1242 FPR6 EQU 6 00000008 00000001 1244 FPR8 EQU 8 00000009 00000001 1245 FPR9 EQU 9 0000000A 00000001 1246 FPR10 EQU 10 0000000B 00000001 1247 FPR11 EQU 12 0000000C 00000001 1248 FPR12 EQU 12 0000000E 00000001 1249 FPR13 EQU 13 0000000E 00000001 1250 FPR14 EQU 14	
00000001 00000001 1237 FPR1 EQU 1 00000002 00000001 1238 FPR2 EQU 2 00000003 00000001 1239 FPR3 EQU 3 00000004 00000001 1240 FPR4 EQU 4 00000005 00000001 1241 FPR5 EQU 5 00000006 00000001 1242 FPR6 EQU 6 00000008 00000001 1244 FPR8 EQU 8 00000009 00000001 1245 FPR9 EQU 9 0000000A 00000001 1246 FPR10 EQU 10 0000000B 00000001 1247 FPR11 EQU 12 0000000C 00000001 1248 FPR12 EQU 12 0000000E 00000001 1249 FPR13 EQU 13 0000000E 00000001 1250 FPR14 EQU 14	
00000003 00000001 1239 FPR3 EQU 3 00000004 00000001 1240 FPR4 EQU 4 00000005 00000001 1241 FPR5 EQU 5 00000007 00000001 1242 FPR6 EQU 6 00000008 00000001 1243 FPR7 EQU 7 00000009 00000001 1244 FPR8 EQU 8 00000009 00000001 1246 FPR10 EQU 10 0000000A 00000001 1247 FPR11 EQU 11 0000000C 00000001 1248 FPR12 EQU 12 0000000D 00000001 1249 FPR13 EQU 13 0000000E 00000001 1250 FPR14 EQU 14	
00000004 00000001 1240 FPR4 EQU 4 00000005 00000001 1241 FPR5 EQU 5 00000006 00000001 1242 FPR6 EQU 6 00000008 000000001 1243 FPR7 EQU 7 00000009 000000001 1245 FPR8 EQU 8 00000000 00000001 1245 FPR9 EQU 10 0000000A 00000001 1246 FPR10 EQU 11 0000000C 00000001 1248 FPR12 EQU 12 0000000D 00000001 1249 FPR13 EQU 13 0000000E 00000001 1250 FPR14 EQU 14	
00000005 00000001 1241 FPR5 EQU 5 00000006 00000001 1242 FPR6 EQU 6 00000007 00000001 1243 FPR7 EQU 7 00000008 00000001 1244 FPR8 EQU 8 0000000A 00000001 1246 FPR10 EQU 10 0000000B 00000001 1247 FPR11 EQU 11 0000000C 00000001 1248 FPR12 EQU 12 0000000D 00000001 1249 FPR13 EQU 13 0000000E 00000001 1250 FPR14 EQU 14	
00000007 00000001 1243 FPR7 EQU 7 00000008 00000001 1244 FPR9 EQU 9 0000000A 00000001 1246 FPR10 EQU 10 000000B 00000001 1247 FPR11 EQU 11 0000000C 00000001 1248 FPR12 EQU 12 000000D 00000001 1249 FPR13 EQU 13 000000D 00000001 1250 FPR14 EQU 14	
00000008 00000001 1244 FPR8 EQU 8 00000009 00000001 1245 FPR9 EQU 9 0000000A 00000001 1246 FPR10 EQU 10 0000000B 00000001 1247 FPR11 EQU 11 0000000C 00000001 1248 FPR12 EQU 12 0000000D 00000001 1249 FPR13 EQU 13 0000000E 00000001 1250 FPR14 EQU 14	
00000009 00000001 1245 FPR9 EQU 9 0000000A 00000001 1246 FPR10 EQU 10 0000000B 00000001 1247 FPR11 EQU 11 0000000C 00000001 1248 FPR12 EQU 12 0000000D 000000001 1249 FPR13 EQU 13 0000000E 00000001 1250 FPR14 EQU 14	
0000000B 00000001 1247 FPR11 EQU 11 0000000C 00000001 1248 FPR12 EQU 12 0000000D 00000001 1249 FPR13 EQU 13 0000000E 00000001 1250 FPR14 EQU 14	
0000000C 00000001 1248 FPR12 EQU 12 0000000D 00000001 1249 FPR13 EQU 13 0000000E 00000001 1250 FPR14 EQU 14	
0000000E 00000001 1250 FPR14 EQU 14	
v	
1253 ************************************	****
1254 * Register equates 1255 ***********************************	
1255	******
00000000 00000001 1257 V0 EQU 0	
00000001 00000001 1258 V1 EQU 1	
00000009 0000001 1950 V9 FÓU 9	
00000002 00000001 1259 V2 EQU 2 00000003 00000001 1260 V3 EQU 3	

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES											
ect n	T	0000000	0	104	100	100	101	100									
EGIN	I	00000200	2	164	129	160	161	162									
ΓLRO	F	0000058C	4	436	174	175	176	177	0.4.0	224	222	222					
ECNUM	C	000010BB	16	507	284	286	293	295	319	321	328	330					
6TEST	4	0000000	28	524	224												
6TESTS	F	00001974	4	1179	217												
DIT	X	0000108F	18	502	285	294	320	329									
NDTEST	U	00000462	1	350	222												
0 J	Ι	00000570	4	426	209	353											
0JPSW	D	00000560	8	424	426												
AI LCONT	U	00000452	1	340													
AI LED	F	00001000	4	466	342	351											
AILMSG	Ū	00000408	1	317	238												
AILPSW	Ď	00000578	8	428	430												
AI LTEST	ĭ	00000578	4	430	354												
B0001	F	00000360 000002A0	8	193	197	198	200										
PRO	II.	000002A0	0	1236	137	130	~UU										
	U		1														
PR1	U	00000001	1	1237													
PR10	U	0000000A	1	1246													
PR11	U	0000000B	1	1247													
PR12	Ü	000000C	1	1248													
PR13	U	000000D	1	1249													
PR14	U	000000E	1	1250													
PR15	U	000000F	1	1251													
PR2	U	0000002	1	1238													
PR3	U	0000003	1	1239													
PR4	U	0000004	1	1240	265	273	275										
PR5	U	0000005	1	1241													
PR6	U	0000006	1	1242													
PR7	U	0000007	1	1243													
PR8	Ū	00000008	1	1244													
PR9	Ŭ	00000009	<u>-</u>	1245													
MAGE	ĭ	00000000	6620	0													
WIGE	Ū	00000400	0020 1	450	451	452	453										
64	Ŭ	00010000	1	452	401	10 <i>&</i>	100										
B	Ŭ	0010000	1	453													
SG	T	000004A8	1	386	208	369											
SGCMD	C		4														
	C	000004F6	9	416	399	400	201										
SGMSG	C	000004FF	95	417	393	414	391										
SGMVC	Ţ	000004F0	6	414	397												
SGOK	Ţ	000004BE	2	395	392	400											
SGRET	Ī	000004DE	4	410	403	406											
SGSAVE	F	000004E4	4	413	389	410											
EXTE6	U	000002F4	1	219	241	345											
PNAME	<u>C</u>	000000C	8	530	289	324											
AGE	U	00001000	1	451													
RT3	C	000010A5	18	505	285	286	287	294	295	296	320	321	322	329	330	331	
RTLINE	C	00001008	13	475	482	334											
RTLNG	U	0000040	1	482	333												
RTNAME	C	00001030	8	478	324												
RTNUM	Č	00001015	3	476	322												
RTSCALE	Č	00001010	3	480	331												
0	Ŭ	00000000	1	1215	123	174	177	197	199	200	201	206	226	227	257	265	274
	· ·	3333333	•	-~10	299	333	341	342	368	370	386	389	391	393	395	410	~, 1
1	U	0000001	1	1216	207	236	237	273	274	300	334	351	352	400	414	410	
1 10	Ü	00000001 0000000A	1	1225	162	230 171	172	213	ω/4	300	334	331	332	400	414		
		MMMMMA	1	エんんり	102	1/1	116										

) zvect REFEREN			_ (ZVC	COI LU	· 1v1v 10)							10 Juli	~UWI	18: 58: 41	- ugc	37
CHECK FTABLE RR_B	74 588	183 1180																
RR_B	548	626 1049	650 1074	674 1099	698 1124	723 1149	748	773	798	823	848	873	902	926	950	974	999	1024



ASMA Ver. 0.7.0 zvector-e6-18-VSCSHP (Zvector E6 VRR-b)	18 Jun 2024 18: 58: 41 Page 39
STMT FILE NAME	
1 /home/tn529/sharedvfp/tests/zvector-e6-18-VSCSHP. asm	
** NO ERRORS FOUND **	
W NU ERRURS FUUND WW	