

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *****
				3 *
				4 * Zvector E6 instruction tests for VRI-f encoded:
				5 *
				6 * E672 VSRPR - VECTOR SHIFT AND ROUND DECIMAL REGISTER
				7 *
				8 * James Wekel June 2024
				9 *****
				10
				11 *****
				12 *
				13 * basic instruction tests
				14 *
				15 *****
				16 * This program tests proper functioning of the z/arch E6 VRI-f vector
				17 * shift and round decimal register instruction.
				18 * Exceptions are not tested.
				19 *
				20 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				21 * obvious coding errors. None of the tests are thorough. They are
				22 * NOT designed to test all aspects of any of the instructions.
				23 *
				24 *****
				25 *
				26 * *Testcase zvector-e6-07-VSRPR: VECTOR E6 VSRPR instruction
				27 * *
				28 * * Zvector E6 tests for VRI-f encoded pack instructions:
				29 * *
				30 * * E672 VSRPR - VECTOR SHIFT AND ROUND DECIMAL REGISTER
				31 * *
				32 * * # -----
				33 * * # This tests only the basic function of the instruction.
				34 * * # Exceptions are NOT tested.
				35 * * # -----
				36 * *
				37 * main size 2
				38 * numcpu 1
				39 * sysclear
				40 * archlvl z/Arch
				41 *
				42 * loadcore "\$(testpath)/zvector-e6-07-VSRPR.core" 0x0
				43 *
				44 * diag8cmd enable # (needed for messages to Hercules console)
				45 * runtest 2
				46 * diag8cmd disable # (reset back to default)
				47 *
				48 * *Done
				49 *
				50 *****
00000000		00000000	000018C3	52 ZVE6TST START 0
				53 USING ZVE6TST, R0 Low core addressability
				54
		00000140	00000000	55 SV0LDPSW EQU ZVE6TST+X' 140' z/Arch Supervisor call old PSW

LOC	OBJECT CODE			ADDR1	ADDR2	STMT	
						140	*****
						141	* cc was not as expected
						142	*****
0000026E	E310	0001	0082	0000026E	00000001	143	CCMSG EQU *
00000274	E310	5008	0076		00000001	144	XG R1, R1
0000027A	5410	82B0			00000008	145	LB R1, M5
0000027E	4780	8052			000004B0	146	N R1, =F' 1'
					00000252	147	BZ TESTREST
						148	*
						149	* extract CC extracted PSW
						150	*
00000282	5810	8EE4			000010E4	151	L R1, CCPSW
00000286	8810	000C			0000000C	152	SRL R1, 12
0000028A	5410	82B4			000004B4	153	N R1, =XL4' 3'
0000028E	4210	8EEC			000010EC	154	STC R1, CCFOUND
						155	*
						156	* FILL IN MESSAGE
						157	*
00000292	4820	5004			00000004	158	LH R2, TNUM
00000296	4E20	8ED1			000010D1	159	CVD R2, DECNUM
0000029A	D211	8EBB	8EA5	000010BB	000010A5	160	MVC PRT3, EDIT
000002A0	DE11	8EBB	8ED1	000010BB	000010D1	161	ED PRT3, DECNUM
000002A6	D202	8E60	8EC8	00001060	000010C8	162	MVC CCPRTNUM(3), PRT3+13
						163	
000002AC	D207	8E7D	5010	0000107D	00000010	164	MVC CCPRTNAME, OPNAME
						165	
000002B2	B982	0022				166	XGR R2, R2
000002B6	4320	5009			00000009	167	IC R2, CC
000002BA	4E20	8ED1			000010D1	168	CVD R2, DECNUM
000002BE	D211	8EBB	8EA5	000010BB	000010A5	169	MVC PRT3, EDIT
000002C4	DE11	8EBB	8ED1	000010BB	000010D1	170	ED PRT3, DECNUM
000002CA	D200	8E93	8ECA	00001093	000010CA	171	MVC CCPRTEXP(1), PRT3+15
						172	
000002D0	B982	0022				173	XGR R2, R2
000002D4	4320	8EEC			000010EC	174	IC R2, CCFOUND
000002D8	4E20	8ED1			000010D1	175	CVD R2, DECNUM
000002DC	D211	8EBB	8EA5	000010BB	000010A5	176	MVC PRT3, EDIT
000002E2	DE11	8EBB	8ED1	000010BB	000010D1	177	ED PRT3, DECNUM
000002E8	D200	8EA3	8ECA	000010A3	000010CA	178	MVC CCPRTGOT(1), PRT3+15
						179	
000002EE	4100	0055			00000055	180	LA R0, CCPRTLNG
000002F2	4110	8E50			00001050	181	LA R1, CCPRTLNE
000002F6	45F0	8184			00000384	182	BAL R15, RPTERROR
						183	
000002FA	47F0	8166			00000366	184	B FAILCONT

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT	
					186	*****
					187	* result not as expected:
					188	* issue message with test number, instruction under test
					189	* and instruction i4, m5
					190	*****
			000002FE	00000001	191	FAILMSG EQU *
000002FE	4820	5004		00000004	192	LH R2, TNUM get test number and convert
00000302	4E20	8ED1		000010D1	193	CVD R2, DECNUM
00000306	D211	8EBB 8EA5	000010BB	000010A5	194	MVC PRT3, EDIT
0000030C	DE11	8EBB 8ED1	000010BB	000010D1	195	ED PRT3, DECNUM
00000312	D202	8E14 8EC8	00001014	000010C8	196	MVC PRTNUM(3), PRT3+13 fill in message with test #
					197	
00000318	D207	8E2F 5010	0000102F	00000010	198	MVC PRTNAME, OPNAME fill in message with instruction
					199	
0000031E	B982	0022			200	XGR R2, R2 get i4 as U8
00000322	4320	5007		00000007	201	IC R2, I4
00000326	4E20	8ED1		000010D1	202	CVD R2, DECNUM and convert
0000032A	D211	8EBB 8EA5	000010BB	000010A5	203	MVC PRT3, EDIT
00000330	DE11	8EBB 8ED1	000010BB	000010D1	204	ED PRT3, DECNUM
00000336	D202	8E40 8EC8	00001040	000010C8	205	MVC PRTI4(3), PRT3+13 fill in message with i4 field
					206	
0000033C	B982	0022			207	XGR R2, R2 get m5 as U8
00000340	4320	5008		00000008	208	IC R2, M5 and convert
00000344	4E20	8ED1		000010D1	209	CVD R2, DECNUM
00000348	D211	8EBB 8EA5	000010BB	000010A5	210	MVC PRT3, EDIT
0000034E	DE11	8EBB 8ED1	000010BB	000010D1	211	ED PRT3, DECNUM
00000354	D201	8E4D 8EC9	0000104D	000010C9	212	MVC PRTM5(2), PRT3+14 fill in message with m5 field
					213	
0000035A	4100	004C		0000004C	214	LA R0, PRTLNG message length
0000035E	4110	8E04		00001004	215	LA R1, PRTLNE messagfe address
00000362	45F0	8184		00000384	216	BAL R15, RPTERROR
					218	*****
					219	* continue after a failed test
					220	*****
			00000366	00000001	221	FAILCONT EQU *
00000366	5800	82B0		000004B0	222	L R0, =F' 1' set GLOBAL failed test indicator
0000036A	5000	8E00		00001000	223	ST R0, FAILED
					224	
0000036E	41C0	C004		00000004	225	LA R12, 4(0, R12) next test address
00000372	47F0	802A		0000022A	226	B NEXTE6
					228	*****
					229	* end of testing; set ending psw
					230	*****
			00000376	00000001	231	ENDTEST EQU *
00000376	5810	8E00		00001000	232	L R1, FAILED did a test fail?
0000037A	1211				233	LTR R1, R1
0000037C	4780	8288		00000488	234	BZ EOJ No, exit
00000380	47F0	82A0		000004A0	235	B FAILTEST Yes, exit with BAD PSW
					236	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				297	*****
				298	* Normal completion or Abnormal termination PSWs
				299	*****
00000478	00020001 80000000			301	E0JPSW DC 0D' 0' , X' 0002000180000000' , AD(0)
00000488	B2B2 8278		00000478	303	E0J LPSWE E0JPSW Normal completion
00000490	00020001 80000000			305	FAILPSW DC 0D' 0' , X' 0002000180000000' , AD(X' BAD')
000004A0	B2B2 8290		00000490	307	FAILTEST LPSWE FAILPSW Abnormal termination
				309	*****
				310	* Working Storage
				311	*****
000004A4	00000000			313	CTLRO DS F CRO
000004A8	00000000			314	DS F
				315	
000004AC	00001870			316	E6TADR DC A(E6TESTS) address of E6 test table
000004B0				318	
000004B0	00000001			319	LTORG , Literals pool
000004B4	00000003			320	=F' 1'
000004B8	0000			321	=XL4' 3'
000004BA	005F			322	=H' 0'
				323	=AL2(L' MSGMSG)
				324	* some constants
				325	
	00000400	00000001		326	K EQU 1024 One KB
	00001000	00000001		327	PAGE EQU (4*K) Size of one page
	00010000	00000001		328	K64 EQU (64*K) 64 KB
	00100000	00000001		329	MB EQU (K*K) 1 MB
				330	
	AABBCCDD	00000001		331	REG2PATT EQU X' AABBCCDD' Polluted Register pattern
	000000DD	00000001		332	REG2LOW EQU X' DD' (last byte above)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				334 *=====
				335 *
				336 * NOTE: start data on an address that is easy to display
				337 * within Hercules
				338 *
				339 *=====
				340
000004BC		000004BC	00001000	341 ORG ZVE6TST+X' 1000'
00001000	00000000			342 FAILED DC F' 0' some test failed?
				344 *****
				345 * TEST failed : result messgae
				346 *****
				347 *
				348 * failed message and associated editting
				349 *
00001004	40404040	40404040		350 PRTLIN DC C' Test # '
00001014	A7A7A7			351 PRTNUM DC C' xxx'
00001017	40868189	93858440		352 DC C' failed for instruction '
0000102F	A7A7A7A7	A7A7A7A7		353 PRTNAME DC CL8' xxxxxxxxx'
00001037	40A689A3	884089F4		354 DC C' with i4='
00001040	A7A7A7			355 PRTI4 DC C' xxx'
00001043	6B			356 DC C' ,'
00001044	40A689A3	884094F5		357 DC C' with m5='
0000104D	A7A7			358 PRTM5 DC C' xx'
0000104F	4B			359 DC C' .'
		0000004C	00000001	360 PRTLNG EQU *- PRTLIN
				362 *****
				363 * TEST failed : CC message
				364 *****
				365 *
				366 * failed message and associated editting
				367 *
00001050	40404040	40404040		368 CCPRTLIN DC C' Test # '
00001060	A7A7A7			369 CCPRTNUM DC C' xxx'
00001063	40A69996	95874083		370 DC c' wrong cc for instruction '
0000107D	A7A7A7A7	A7A7A7A7		371 CCPRTNAME DC CL8' xxxxxxxxx'
00001085	4085A797	8583A385		372 DC C' expected: cc='
00001093	A7			373 CCPRTEXP DC C' x'
00001094	6B			374 DC C' ,'
00001095	40998583	8589A585		375 DC C' received: cc='
000010A3	A7			376 CCPRTGOT DC C' x'
000010A4	4B			377 DC C' .'
		00000055	00000001	378 CCPRTLNG EQU *- CCPRTLIN

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				435 *****	
				436 * Macros to help build test tables	
				437 *-----	
				438 * VRI_F Macro to help build test tables	
				439 *****	
				440 MACRO	
				441 VRI_F &INST, &SHAMT, &I4, &M5, &CC	
				442 . *	&INST - VRI-f instruction under test
				443 . *	&shamt - shift amount
				444 . *	&i4 - i4 field
				445 . *	&m5 - m5 field
				446 . *	&CC - expected CC
				447 . *	
				448 LCLA &XCC(4) &CC has mask values for FAILED condition codes	
				449 &XCC(1) SETA 7 CC != 0	
				450 &XCC(2) SETA 11 CC != 1	
				451 &XCC(3) SETA 13 CC != 2	
				452 &XCC(4) SETA 14 CC != 3	
				453	
				454 GBLA &TNUM	
				455 &TNUM SETA &TNUM+1	
				456	
				457 DS 0FD	
				458 USING *, R5	base for test data and test routine
				459	
				460 T&TNUM DC A(X&TNUM)	address of test routine
				461 DC H' &TNUM	test number
				462 DC X' 00'	
				463 DC HL1' &I4'	i4
				464 DC HL1' &M5'	m5
				465 DC HL1' &CC'	cc
				466 DC HL1' &XCC(&CC+1)'	cc failed mask
				467 DC HL1' &SHAMT'	shift amount - signed char
				468 V2_&TNUM DC A(RE&TNUM+16)	address of v2: 16-byte packed decimal
				469 DC CL8' &INST'	instruction name
				470 DC A(16)	result length
				471 REA&TNUM DC A(RE&TNUM)	result address
				472 . *	
				473 *	INSTRUCTION UNDER TEST ROUTINE
				474 X&TNUM DS 0F	
				475 L R2, V2_&TNUM	get v2
				476 VL V2, 0(R2)	
				477	
				478 VLEB V3, SHAMT, 7	load shit amount into v3 byte 7
				479	
				480 &INST V1, V2, V3, &I4, &M5	test instruction
				481	
				482 VST V1, V10OUTPUT	save result
				483 EPSW R2, R0	exptract psw
				484 ST R2, CCPSW	to save CC
				485 BR R11	return
				486	
				487 RE&TNUM DC 0F	
				488 DROP R5	
				489	
				490 MEND	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
-----	-------------	-------	-------	------

492 *****

493 * **PTTABLE** Macro to generate table of pointers to individual tests

494 *****8*****1*****

495

496 **MACRO**

497 **PTTABLE**

498 GBLA & TNUM

499 **LCLA** **&CUR**

500	&CUR	SETA	1
-----	------	------	---

501 . *

502 TTABLE DS OF

503 . LOOP ANOP

504 . *

505	DC	A(T&CUR)	address of test
-----	----	----------	-----------------

506 . *

507 **&CUR** **SETA** **&CUR+1**

```
508 AIF (&CUR LE &TNUM). LOOP
```

509 *

510	DC	A(0)	END OF TABLE
-----	----	------	--------------

511 DC A(0)

512 . *

513 **MEND**

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				515	*****
				516	* E6 VRI_F tests
				517	*****
00001180		00000000	000018C3	518	ZVE6TST CSECT ,
				519	DS 0F
				521	PRINT DATA
				522	*
				523	* E672 VSRPR - VECTOR SHIFT AND ROUND DECIMAL REGISTER
				524	*
				525	* VRI_F instr, shamt, i4, m5, cc
				526	* followed by
				527	* v1 - 16 byte expected result
				528	* v2 - 16 byte zoned decimal (operand)
				529	
				530	* -----
				531	* VSRPR - VECTOR SHIFT AND ROUND DECIMAL REGISTER
				532	* -----
				533	* VSRPR simple + CC checks
				534	* i4=129(iom=1, drd=0 & rdc=1)
				535	* i4=132(iom=1, drd=0 & rdc=4)
				536	* i4=135(iom=1, drd=0 & rdc=7)
				537	* i4=142(iom=1, drd=0 & rdc=14)
				538	* i4=159(iom=1, drd=0 & rdc=31)
				539	
				540	* i4=193(iom=1, drd=1 & rdc=1)
				541	* i4=196(iom=1, drd=1 & rdc=4)
				542	* i4=199(iom=1, drd=1 & rdc=7)
				543	* i4=206(iom=1, drd=1 & rdc=14)
				544	* i4=223(iom=1, drd=1 & rdc=31)
				545	
				546	VRI_F VSRPR, 0, 159, 1, 2 shamt=0
00001180				547+	DS 0FD
00001180		00001180		548+	USING *, R5 base for test data and test routine
00001180	000011A0			549+T1	DC A(X1) address of test routine
00001184	0001			550+	DC H' 1' test number
00001186	00			551+	DC X' 00'
00001187	9F			552+	DC HL1' 159' i4
00001188	01			553+	DC HL1' 1' m5
00001189	02			554+	DC HL1' 2' cc
0000118A	0D			555+	DC HL1' 13' cc failed mask
0000118B	00			556+	DC HL1' 0' shift amount - signed char
0000118C	000011D8			557+V2_1	DC A(RE1+16) address of v2: 16-byte packed decimal
00001190	E5E2D9D7 D9404040			558+	DC CL8' VSRPR' instruction name
00001198	00000010			559+	DC A(16) result length
0000119C	000011C8			560+REA1	DC A(RE1) result address
				561+	* INSTRUCTION UNDER TEST ROUTINE
000011A0				562+X1	DS 0F
000011A0	5820 500C		0000118C	563+	L R2, V2_1 get v2
000011A4	E722 0000 0006		00000000	564+	VL V2, 0(R2)
000011AA	E730 500B 7000		0000000B	565+	VLEB V3, SHAMT, 7
000011B0	E612 3019 F072			566+	VSRPR V1, V2, V3, 159, 1
000011B6	E710 8F00 000E		00001100	567+	VST V1, V10UTPUT
000011BC	B98D 0020			568+	EPSW R2, R0
000011C0	5020 8EE4		000010E4	569+	ST R2, CCPSW
					to save CC

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000011C4	07FB			570+	BR	R11	return
000011C8				571+RE1	DC	0F	
000011C8				572+	DROP	R5	
000011C8	00000000 00000000			573	DC	XL16' 0000000000000000000000000000022C'	V1
000011D0	00000000 0000022C						
000011D8	00000000 00000000			574	DC	XL16' 0000000000000000000000000000022C'	V2
000011E0	00000000 0000022C						
				575			
				576	VRI_F	VSRPR, 1, 159, 1, 2	shamt=1 (left)
000011E8				577+	DS	0FD	
000011E8		000011E8		578+	USING	*, R5	base for test data and test routine
000011E8	00001208			579+T2	DC	A(X2)	address of test routine
000011EC	0002			580+	DC	H' 2'	test number
000011EE	00			581+	DC	X' 00'	
000011EF	9F			582+	DC	HL1' 159'	i4
000011F0	01			583+	DC	HL1' 1'	m5
000011F1	02			584+	DC	HL1' 2'	cc
000011F2	0D			585+	DC	HL1' 13'	cc failed mask
000011F3	01			586+	DC	HL1' 1'	shift amount - signed char
000011F4	00001240			587+V2_2	DC	A(RE2+16)	address of v2: 16-byte packed decimal
000011F8	E5E2D9D7 D9404040			588+	DC	CL8' VSRPR'	instruction name
00001200	00000010			589+	DC	A(16)	result length
00001204	00001230			590+REA2	DC	A(RE2)	result address
				591+*			INSTRUCTION UNDER TEST ROUTINE
00001208				592+X2	DS	0F	
00001208	5820 500C		000011F4	593+	L	R2, V2_2	get v2
0000120C	E722 0000 0006		00000000	594+	VL	V2, 0(R2)	
00001212	E730 500B 7000		0000000B	595+	VLEB	V3, SHAMT, 7	load shit amount into v3 byte 7
00001218	E612 3019 F072			596+	VSRPR	V1, V2, V3, 159, 1	test instruction
0000121E	E710 8F00 000E		00001100	597+	VST	V1, V10UTPUT	save result
00001224	B98D 0020			598+	EPSW	R2, R0	exptract psw
00001228	5020 8EE4		000010E4	599+	ST	R2, CCPSW	to save CC
0000122C	07FB			600+	BR	R11	return
00001230				601+RE2	DC	0F	
00001230				602+	DROP	R5	
00001230	00000000 00000000			603	DC	XL16' 0000000000000000000000000000220C'	V1
00001238	00000000 0000220C						
00001240	00000000 00000000			604	DC	XL16' 000000000000000000000000000022C'	V2
00001248	00000000 0000022C						
				605			
				606	VRI_F	VSRPR, 7, 159, 1, 2	shamt=7 (left)
00001250				607+	DS	0FD	
00001250		00001250		608+	USING	*, R5	base for test data and test routine
00001250	00001270			609+T3	DC	A(X3)	address of test routine
00001254	0003			610+	DC	H' 3'	test number
00001256	00			611+	DC	X' 00'	
00001257	9F			612+	DC	HL1' 159'	i4
00001258	01			613+	DC	HL1' 1'	m5
00001259	02			614+	DC	HL1' 2'	cc
0000125A	0D			615+	DC	HL1' 13'	cc failed mask
0000125B	07			616+	DC	HL1' 7'	shift amount - signed char
0000125C	000012A8			617+V2_3	DC	A(RE3+16)	address of v2: 16-byte packed decimal
00001260	E5E2D9D7 D9404040			618+	DC	CL8' VSRPR'	instruction name
00001268	00000010			619+	DC	A(16)	result length
0000126C	00001298			620+REA3	DC	A(RE3)	result address
				621+*			INSTRUCTION UNDER TEST ROUTINE

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001270				622+X3	DS	0F	
00001270	5820 500C		0000125C	623+	L	R2, V2_3	get v2
00001274	E722 0000 0006		00000000	624+	VL	V2, 0(R2)	
0000127A	E730 500B 7000		0000000B	625+	VLEB	V3, SHAMT, 7	load shit amount into v3 byte 7
00001280	E612 3019 F072			626+	VSRPR	V1, V2, V3, 159, 1	test instruction
00001286	E710 8F00 000E		00001100	627+	VST	V1, V10OUTPUT	save result
0000128C	B98D 0020			628+	EPSW	R2, R0	exptract psw
00001290	5020 8EE4		000010E4	629+	ST	R2, CCPSW	to save CC
00001294	07FB			630+	BR	R11	return
00001298				631+RE3	DC	0F	
00001298				632+	DROP	R5	
00001298	00000000 00000000			633	DC	XL16' 0000000000000000000000000220000000C'	V1
000012A0	00000022 0000000C						
000012A8	00000000 00000000			634	DC	XL16' 0000000000000000000000000000022C'	V2
000012B0	00000000 0000022C						
				635			
				636	VRI_F	VSRPR, 30, 159, 1, 3	shamt=30 (left) (overflow)
000012B8				637+	DS	0FD	
000012B8		000012B8		638+	USING	*, R5	base for test data and test routine
000012B8	000012D8			639+T4	DC	A(X4)	address of test routine
000012BC	0004			640+	DC	H' 4'	test number
000012BE	00			641+	DC	X' 00'	
000012BF	9F			642+	DC	HL1' 159'	i4
000012C0	01			643+	DC	HL1' 1'	m5
000012C1	03			644+	DC	HL1' 3'	cc
000012C2	0E			645+	DC	HL1' 14'	cc failed mask
000012C3	1E			646+	DC	HL1' 30'	shift amount - signed char
000012C4	00001310			647+V2_4	DC	A(RE4+16)	address of v2: 16-byte packed decimal
000012C8	E5E2D9D7 D9404040			648+	DC	CL8' VSRPR'	instruction name
000012D0	00000010			649+	DC	A(16)	result length
000012D4	00001300			650+REA4	DC	A(RE4)	result address
				651+*			INSTRUCTION UNDER TEST ROUTINE
000012D8				652+X4	DS	0F	
000012D8	5820 500C		000012C4	653+	L	R2, V2_4	get v2
000012DC	E722 0000 0006		00000000	654+	VL	V2, 0(R2)	
000012E2	E730 500B 7000		0000000B	655+	VLEB	V3, SHAMT, 7	load shit amount into v3 byte 7
000012E8	E612 3019 F072			656+	VSRPR	V1, V2, V3, 159, 1	test instruction
000012EE	E710 8F00 000E		00001100	657+	VST	V1, V10OUTPUT	save result
000012F4	B98D 0020			658+	EPSW	R2, R0	exptract psw
000012F8	5020 8EE4		000010E4	659+	ST	R2, CCPSW	to save CC
000012FC	07FB			660+	BR	R11	return
00001300				661+RE4	DC	0F	
00001300				662+	DROP	R5	
00001300	20000000 00000000			663	DC	XL16' 20000000000000000000000000000000C'	V1
00001308	00000000 0000000C						
00001310	00000000 00000000			664	DC	XL16' 0000000000000000000000000000022C'	V2
00001318	00000000 0000022C						
				665			
				666	VRI_F	VSRPR, 50, 159, 1, 3	shamt=50 (left) (overflow)
00001320				667+	DS	0FD	
00001320		00001320		668+	USING	*, R5	base for test data and test routine
00001320	00001340			669+T5	DC	A(X5)	address of test routine
00001324	0005			670+	DC	H' 5'	test number
00001326	00			671+	DC	X' 00'	
00001327	9F			672+	DC	HL1' 159'	i4
00001328	01			673+	DC	HL1' 1'	m5

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001329	03			674+	DC	HL1' 3'	cc
0000132A	0E			675+	DC	HL1' 14'	cc failed mask
0000132B	32			676+	DC	HL1' 50'	shift amount - signed char
0000132C	00001378			677+V2_5	DC	A(RE5+16)	address of v2: 16-byte packed decimal
00001330	E5E2D9D7 D9404040			678+	DC	CL8' VSRPR'	instruction name
00001338	00000010			679+	DC	A(16)	result length
0000133C	00001368			680+REA5	DC	A(RE5)	result address
				681+*			INSTRUCTION UNDER TEST ROUTINE
00001340				682+X5	DS	0F	
00001340	5820 500C		0000132C	683+	L	R2, V2_5	get v2
00001344	E722 0000 0006		00000000	684+	VL	V2, 0(R2)	
0000134A	E730 500B 7000		0000000B	685+	VLEB	V3, SHAMT, 7	load shit amount into v3 byte 7
00001350	E612 3019 F072			686+	VSRPR	V1, V2, V3, 159, 1	test instruction
00001356	E710 8F00 000E		00001100	687+	VST	V1, V10OUTPUT	save result
0000135C	B98D 0020			688+	EPSW	R2, R0	exptract psw
00001360	5020 8EE4		000010E4	689+	ST	R2, CCPSW	to save CC
00001364	07FB			690+	BR	R11	return
00001368				691+RE5	DC	0F	
00001368				692+	DROP	R5	
00001368	00000000 00000000			693	DC	XL16' 00000000000000000000000000000000C'	V1
00001370	00000000 0000000C						
00001378	00000000 00000000			694	DC	XL16' 0000000000000000000000000000000022D'	V2
00001380	00000000 0000022D						
				695			
				696	VRI_F	VSRPR, - 1, 159, 1, 2	shamt=- 1 (right)
00001388				697+	DS	0FD	
00001388		00001388		698+	USING	*, R5	base for test data and test routine
00001388	000013A8			699+T6	DC	A(X6)	address of test routine
0000138C	0006			700+	DC	H' 6'	test number
0000138E	00			701+	DC	X' 00'	
0000138F	9F			702+	DC	HL1' 159'	i4
00001390	01			703+	DC	HL1' 1'	m5
00001391	02			704+	DC	HL1' 2'	cc
00001392	0D			705+	DC	HL1' 13'	cc failed mask
00001393	FF			706+	DC	HL1' - 1'	shift amount - signed char
00001394	000013E0			707+V2_6	DC	A(RE6+16)	address of v2: 16-byte packed decimal
00001398	E5E2D9D7 D9404040			708+	DC	CL8' VSRPR'	instruction name
000013A0	00000010			709+	DC	A(16)	result length
000013A4	000013D0			710+REA6	DC	A(RE6)	result address
				711+*			INSTRUCTION UNDER TEST ROUTINE
000013A8				712+X6	DS	0F	
000013A8	5820 500C		00001394	713+	L	R2, V2_6	get v2
000013AC	E722 0000 0006		00000000	714+	VL	V2, 0(R2)	
000013B2	E730 500B 7000		0000000B	715+	VLEB	V3, SHAMT, 7	load shit amount into v3 byte 7
000013B8	E612 3019 F072			716+	VSRPR	V1, V2, V3, 159, 1	test instruction
000013BE	E710 8F00 000E		00001100	717+	VST	V1, V10OUTPUT	save result
000013C4	B98D 0020			718+	EPSW	R2, R0	exptract psw
000013C8	5020 8EE4		000010E4	719+	ST	R2, CCPSW	to save CC
000013CC	07FB			720+	BR	R11	return
000013D0				721+RE6	DC	0F	
000013D0				722+	DROP	R5	
000013D0	00000000 00000000			723	DC	XL16' 000000000000000000000000000000002C'	V1
000013D8	00000000 0000002C						
000013E0	00000000 00000000			724	DC	XL16' 0000000000000000000000000000000022C'	V2
000013E8	00000000 0000022C						
				725			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000180B	07			1042+	DC	HL1' 7'	shift amount - signed char
0000180C	00001858			1043+V2_17	DC	A(RE17+16)	address of v2: 16-byte packed decimal
00001810	E5E2D9D7 D9404040			1044+	DC	CL8' VSRPR'	instruction name
00001818	00000010			1045+	DC	A(16)	result length
0000181C	00001848			1046+REA17	DC	A(RE17)	result address
				1047+*			INSTRUCTION UNDER TEST ROUTINE
00001820				1048+X17	DS	0F	
00001820	5820 500C		0000180C	1049+	L	R2, V2_17	get v2
00001824	E722 0000 0006		00000000	1050+	VL	V2, 0(R2)	
0000182A	E730 500B 7000		0000000B	1051+	VLEB	V3, SHAMT, 7	load shit amount into v3 byte 7
00001830	E612 30B9 F072			1052+	VSRPR	V1, V2, V3, 159, 11	test instruction
00001836	E710 8F00 000E		00001100	1053+	VST	V1, V10UTPUT	save result
0000183C	B98D 0020			1054+	EPSW	R2, R0	exptract psw
00001840	5020 8EE4		000010E4	1055+	ST	R2, CCPSW	to save CC
00001844	07FB			1056+	BR	R11	return
00001848				1057+RE17	DC	0F	
00001848				1058+	DROP	R5	
00001848	00000000 00000000			1059	DC	XL16' 0000000000000000000000000220000000F'	V1
00001850	00000022 0000000F						
00001858	00000000 00000000			1060	DC	XL16' 0000000000000000000000000000022D'	V2
00001860	00000000 0000022D						
				1061			
00001868	00000000			1062	DC	F' 0'	END OF TABLE
0000186C	00000000			1063	DC	F' 0'	
				1064 *			
				1065 *		table of pointers to individual load test	
				1066 *			
00001870				1067 E6TESTS	DS	0F	
				1068	PTTABLE		
00001870				1069+TTABLE	DS	0F	
00001870	00001180			1070+	DC	A(T1)	address of test
00001874	000011E8			1071+	DC	A(T2)	address of test
00001878	00001250			1072+	DC	A(T3)	address of test
0000187C	000012B8			1073+	DC	A(T4)	address of test
00001880	00001320			1074+	DC	A(T5)	address of test
00001884	00001388			1075+	DC	A(T6)	address of test
00001888	000013F0			1076+	DC	A(T7)	address of test
0000188C	00001458			1077+	DC	A(T8)	address of test
00001890	000014C0			1078+	DC	A(T9)	address of test
00001894	00001528			1079+	DC	A(T10)	address of test
00001898	00001590			1080+	DC	A(T11)	address of test
0000189C	000015F8			1081+	DC	A(T12)	address of test
000018A0	00001660			1082+	DC	A(T13)	address of test
000018A4	000016C8			1083+	DC	A(T14)	address of test
000018A8	00001730			1084+	DC	A(T15)	address of test
000018AC	00001798			1085+	DC	A(T16)	address of test
000018B0	00001800			1086+	DC	A(T17)	address of test
				1087+*			
000018B4	00000000			1088+	DC	A(0)	END OF TABLE
000018B8	00000000			1089+	DC	A(0)	
				1090			
000018BC	00000000			1091	DC	F' 0'	END OF TABLE
000018C0	00000000			1092	DC	F' 0'	

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT			
					1094	*****		
					1095	* Register equates		
					1096	*****		
			00000000	00000001	1098	R0	EQU	0
			00000001	00000001	1099	R1	EQU	1
			00000002	00000001	1100	R2	EQU	2
			00000003	00000001	1101	R3	EQU	3
			00000004	00000001	1102	R4	EQU	4
			00000005	00000001	1103	R5	EQU	5
			00000006	00000001	1104	R6	EQU	6
			00000007	00000001	1105	R7	EQU	7
			00000008	00000001	1106	R8	EQU	8
			00000009	00000001	1107	R9	EQU	9
			0000000A	00000001	1108	R10	EQU	10
			0000000B	00000001	1109	R11	EQU	11
			0000000C	00000001	1110	R12	EQU	12
			0000000D	00000001	1111	R13	EQU	13
			0000000E	00000001	1112	R14	EQU	14
			0000000F	00000001	1113	R15	EQU	15
					1115	*****		
					1116	* Register equates		
					1117	*****		
			00000000	00000001	1119	V0	EQU	0
			00000001	00000001	1120	V1	EQU	1
			00000002	00000001	1121	V2	EQU	2
			00000003	00000001	1122	V3	EQU	3
			00000004	00000001	1123	V4	EQU	4
			00000005	00000001	1124	V5	EQU	5
			00000006	00000001	1125	V6	EQU	6
			00000007	00000001	1126	V7	EQU	7
			00000008	00000001	1127	V8	EQU	8
			00000009	00000001	1128	V9	EQU	9
			0000000A	00000001	1129	V10	EQU	10
			0000000B	00000001	1130	V11	EQU	11
			0000000C	00000001	1131	V12	EQU	12
			0000000D	00000001	1132	V13	EQU	13
			0000000E	00000001	1133	V14	EQU	14
			0000000F	00000001	1134	V15	EQU	15
			00000010	00000001	1135	V16	EQU	16
			00000011	00000001	1136	V17	EQU	17
			00000012	00000001	1137	V18	EQU	18
			00000013	00000001	1138	V19	EQU	19
			00000014	00000001	1139	V20	EQU	20
			00000015	00000001	1140	V21	EQU	21

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
X8	F	00001478	4	772	759
X9	F	000014E0	4	802	789
ZVE6TST	J	00000000	6340	52	55 57 61 65 341 53
=AL2(L' MSGMSG)	R	000004BA	2	322	272
=F' 1'	F	000004B0	4	319	146 222
=H' 0'	H	000004B8	2	321	267
=XL4' 3'	X	000004B4	4	320	153

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image	IMAGE	6340	0000- 18C3	0000- 18C3
Regi on		6340	0000- 18C3	0000- 18C3
CSECT	ZVE6TST	6340	0000- 18C3	0000- 18C3

STMT	FILE NAME
------	-----------

```
1 /devstor/dev/tests/zvector-e6-07-VSRPR.asm
```

**** NO ERRORS FOUND ****