ASMA Ver.	0. 7. 0 zvector-e6-	06-packzoned	regi ster	(Zvector E6 VRI-f)	18 Jun 2024 18: 57: 28 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMF	
				2 ************************************	***********
					ction tests for VRI-f encoded:
				6 * E670 VPKZR - VEC	TOR PACK ZONED REGISTER
				8 * James Wekel June 9 ************************************	2024 ************************************
				10 11 **********************************	***********
				13 * basic instruction 14 *	tests
				17	***********
				16 * This program tests prop 17 * pack zoned register ins 18 *	er functioning of the z/arch E6 VRI-f vector truction. Exceptions are not tested.
				19 * PLEASE NOTE that the te 20 * obvious coding errors. 21 * NOT designed to test al	ests are very SIMPLE TESTS designed to catch None of the tests are thorough. They are l aspects of any of the instructions.
				22 * 23 ********************************	************
				25 * *Testcase VECTOR E6 VP	KZR: packed zoned register instruction
				26 * * 27 * * Zvector E6 tests f	or VRI-f encoded pack instructions:
				28 * * 29 * * E670 VPKZR - VECT 30 * *	OR PACK ZONED REGISTER VPKZR
				31 * * # 32 * * # This tests only 33 * * # Exceptions are	the basic function of the instruction.
				34 * * # 35 * *	
				36 * mainsize 2 37 * numcpu 1	
				38 * sysclear 39 * archl vl z/Arch	
				40 *	
				41 * loadcore "\$(testpat 42 *	h)/zvector-e6-06-VPKZR.core" 0x0
					# (needed for messages to Hercules console)
				45 * di ag8cmd di sabl e	# (reset back to default)
				46 * 47 * *Done 48 ************************************	**********

SMA Ver.	0. 7. 0 zvector-e6-	06- packzone	dregi ster	(Zvector E6 VR)	[-f)		18 Jun 2024 18: 57: 28 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMF			
				105 ******** 106 * 107 ******		ore PSWs	**********
0000000		00000000 00000000	000019DF	109 ZVE6TST 110 111	START USI NG	0 ZVE6TST, RO	Low core addressability
		00000140	0000000	112 SVOLDPSW	EQU	ZVE6TST+X' 140'	z/Arch Supervisor call old PSW
	00000001 80000000 00000000 00000200	00000000	000001A0	114 115 116	ORG DC DC	ZVE6TST+X' 1A0' X' 0000000180000000' AD(BEGIN)	z/Architecure RESTART PSW
	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	118 119 120	ORG DC DC	ZVE6TST+X' 1D0' X' 0002000180000000' AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW
00001E0		000001E0	00000200	122 123	ORG	ZVE6TST+X' 200'	Start of actual test program
				1.00			

LOC	0. 7. 0 zvector-e6-	_			w1-1 <i>)</i>		18 Jun 2024 18: 57: 28 Page	
LUC	OBJECT CODE	ADDR1	ADDR2	STMT	ماد ماد ماد ماد ماد ماد			
				125 ******* 126 *	*****	The actual "ZVF	:*************************************	
					*****	******	6TST" program itself	
				128 * 129 * Archi	tootun	e Mode: z/Arch		
					ster Us			
				131 *				
				132 * R0 133 * R1-4		work) work)		
				134 * R5	Ť	esting control ta	able - current test base	
				135 * R6-1 136 * R8		work) irst base registe	an an	
				137 * R9	S	econd base regist	ter	
				138 * R10	T]	hird base registe	er	
				139 * R11 140 * R12		6TEST call return 6TESTS register		
				141 * R13	()	work)		
				142 * R14 143 * R15		ubroutine call econdary Subrouti	ne call or work	
				144 *	3	Commun y Subi outi	no cui i oi woi k	
				145 ******	*****	* * * * * * * * * * * * * * * * *	*************	
000200		00000200		147	USING	BEGIN, R8	FIRST Base Register	
0000200		00001200		148	USING		SECOND Base Register	
000200		00002200		149	USING	BEGIN+8192, R10	THIRD Base Register	
0000200	0580			151 BEGIN	BALR		Initalize FIRST base register	
000202 000204	0680 0680			152 153	BCTR BCTR		Initalize FIRST base register Initalize FIRST base register	
						,	ŭ	
0000206 000020A	4190 8800 4190 9800		00000800 00000800	155 156	LA LA	R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register	
JUUULUA					LA			
000020E	41A0 9800		00000800	158	LA	R10, 2048(, R9)	Initalize THIRD base register	
0000212	41A0 A800		00000800	159 160	LA	R10, 2048(, R10)	Initalize THIRD base register	
0000216	B600 8374		00000574	161		RO, RO, CTLRO	Store CRO to enable AFP	
000021A 000021E	9604 8375 9602 8375		00000575 00000575	162 163	0I 0I	CTLR0+1, X' 04' CTLR0+1, X' 02'	Turn on AFP bit Turn on Vector bit	
0000222	B700 8374		00000574	164	LCTL		Reload updated CRO	
				165 166 ******	*****	* * * * * * * * * * * * * * * * * * * *	************	
					ctor-pa	cked- deci mal - enha	uncement facility 2 installed (bit 192)	
				168 ******	*****	*******	***************	
				169 170	FCHEC	K 192. ' vector- nac	cked-decimal-enhancement facility 2'	
0000226	47F0 80C8		000002C8	171+	В	X0001	, and the second	
				172+* 173+*			Fcheck data area skip messgae	
00022A	40404040 40404040			174+SKT0001	DC		pping tests: '	
000244	A58583A3 96996097			175+	DC	C' vector- packed-	decimal-enhancement facility 2'	
000270	40868183 899389A3	0000006В	0000001	176+ 177+SKL0001	DC EQU	*-SKT0001	192) is not installed.'	
	000000000000000000000000000000000000000			178+*			facility bits	
000298 0002A0	00000000 00000000 0000000 00000000			179+ 180+FB0001	DS DS	FD 4FD	gap	
UUAMU				10041.0001	טע	AL D		

ASMA Ver.	0. 7. 0 zvector- e6-00	6- packzone	dregi ster	(Zvector E6	VRI - f)		18 Jun 2024 18: 57: 28 Page	5
LOC	OBJECT CODE	ADDR1	ADDR2	STMF				
000002C0	00000000 00000000			181+ 182+*	DS	FD	gap	
000002C8 000002CC 000002D0 000002D4 000002D8 000002DC	4100 0004 B2B0 80A0 B982 0000 4300 80B8 5400 837C 4770 80F0	000002C8	0000001 0000004 000002A0 000002B8 0000057C 000002F0	183+X0001 184+ 185+ 186+ 187+ 188+ 189+ 190+*	EQU LA STFLE XGR IC N BNZ	* R0, ((X0001-FB0001)/8)-1 FB0001 R0, R0 R0, FB0001+24 R0, =F' 128' XC0001 not set, issue message	get facility bits get fbit byte is bit set?	
000002E0 000002E4 000002E8 000002EC	4100 006B 4110 802A 4520 8290 47F0 8358	000002F0	0000006B 0000022A 00000490 00000558 00000001	192+* 193+ 194+ 195+ 196+ 197+XC0001	LA LA BAL B EQU	R0, SKL0001 R1, SKT0001 R2, MSG E0J	message length message address	

ASMA Ver.	0. 7. 0 zvector-e6-	- 06- packzone	dregi ster	(Zvecte	or E6 VRI-f)		18 Jun 2024 18: 57: 28 Page 7
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				235	*****	******	*********
					* cc was not a	s expected	
		00000240	00000001	~01		* * * * * * * * * * * * * * * * * * *	***********
00000340	E310 0001 0082	00000340	00000001 00000001	239	CCMSG EQU XG	R1, R1	
00000346	E310 5008 0076		00000001	240	LB		5 has CS bit
0000034C	5410 8384		00000584	241	N		get CS (CC set) bit
00000350	4780 8124		00000324	242 243	BZ	TESTREST	ignore if not set
				244 ·		xtracted PSW	
				245	*		
00000354	5810 8EE8		000010E8	246	L	R1, CCPSW	
00000358 0000035C	8810 000C 5410 8388		0000000C 00000588	247 248	SRL N	R1, 12 R1, =XL4' 3'	
00000360	4210 8EF0		00000000 000010F0	249	STC	` ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	save cc
				250		·	
				~0 I	* FILL IN MESS	AGE	
00000364	4820 5004		00000004	252 253	LH	R2, TNUM	get test number and convert
00000368	4E20 8ED5		000010D5	254	CVD	R2, DECNUM	get test number and convert
0000036C	D211 8EBF 8EA9	000010BF	000010A9	255	MVC	PRT3, EDIT	
00000372	DE11 8EBF 8ED5	000010BF	000010D5	256 257	ED	PRT3, DECNUM	0.10 Cillian magazara mish saas #
00000378	D202 8E64 8ECC	00001064	000010CC	257 258	MVC	CCPRTNUM(3), PRT3	3+13 fill in message with test #
0000037E	D207 8E81 5014	00001081	0000014	259	MVC	CCPRTNAME, OPNAME	fill in message with instruction
00000004	D000 0000			260	V.CD.	Do Do	
00000384 00000388	B982 0022 4320 5009		00000009	261 262	XGR I C	R2, R2	get CC as U8
00000386 0000038C	4520 5009 4E20 8ED5		0000009 000010D5	263	CVD	R2, CC R2, DECNUM	and convert
00000390	D211 8EBF 8EA9	000010BF	000010A9	264	MVC	PRT3, EDIT	
00000396	DE11 8EBF 8ED5	000010BF	000010D5	265	ED	PRT3, DECNUM	. 45 C. 11
0000039C	D200 8E97 8ECE	00001097	000010CE	266 267	MVC	CCPRTEXP(1), PRT3	3+15 fill in message with CC field
000003A2	B982 0022			268	XGR	R2, R2	get CCFOUND as U8
000003A6	4320 8EF0		000010F0	269	IC	R2, CCFOUND	
000003AA	4E20 8ED5	000010BE	000010D5	270	CVD	R2, DECNUM	and convert
000003AE 000003B4	D211 8EBF 8EA9 DE11 8EBF 8ED5	000010BF 000010BF	000010A9 000010D5	271 272	MVC ED	PRT3, EDIT PRT3, DECNUM	
000003BA	D200 8EA7 8ECE	000010B1	000010E5	273	MVC	CCPRTGOT(1), PRT3	3+15 fill in message with ccfound
				274		` , , .	O .
000003C0	4100 0055		00000055	275	LA	RO, CCPRTLNG	message length
000003C4 000003C8	4110 8E54 45F0 8256		00001054 00000456	276 277	LA BAL	R1, CCPRTLI NE R15, RPTERROR	messagfe address
	1010 0000		3000100	278	Dill	, wi i iliviivii	
000003CC	47F0 8238		00000438	279	В	FAI LCONT	

ASMA Ver.	0. 7. 0 zvector- e6	- 06- packzone	dregi ster	(Zvector E6 V	/RI - f)		18 Jun 2024 18: 57: 28 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
				281 *****			***********	
				282 * resul		as expected:		
				283 *	i ssuc	e message with test	t number, instruction under test	
				284 * 285 *****	k * * * * * * * *	and instruction r	11.5 ************************************	
		000003D0	00000001	286 FAILMS		*		
000003D0	4820 5004	00000300	00000001	287	LH	R2, TNUM	get test number and convert	
000003D4	4E20 8ED5		000010D5	288	CVD	R2, DECNUM	800 0000 1111111101 111111 0011/010	
000003D8	D211 8EBF 8EA9	000010BF	000010A9	289	MVC	PRT3, EDIT		
000003DE	DE11 8EBF 8ED5	000010BF	000010D5	290	ED	PRT3, DECNUM		
000003E4	D202 8E18 8ECC	00001018	000010CC	291	MVC	PRTNUM(3), PRT3+13	3 fill in message with test #	
000003E4	D907 9F99 5014	00001022	00000014	292	MIC	DDTNAME ODNAME	fill in magaza with instruction	
000003EA	D207 8E33 5014	00001033	00000014	293 294	MVC	PRTNAME, OPNAME	fill in message with instruction	
000003F0	B982 0022			294 295	XGR	R2, R2	get i4 as U8	
000003F4	4320 5007		0000007	296	IC	R2, I4	500 11 40 00	
000003F8	4E20 8ED5		000010D5	297	CVD	R2, DECNUM	and convert	
000003FC	D211 8EBF 8EA9	000010BF	000010A9	298	MVC	PRT3, EDIT		
00000402	DE11 8EBF 8ED5	000010BF	000010D5	299	ED	PRT3, DECNUM		
00000408	D202 8E44 8ECC	00001044	000010CC	300	MVC	PRTI 4(3), PRT3+13	fill in message with i4 field	
0000040E	B982 0022			301 302	XGR	R2, R2	get m5 as U8	
0000040E	4320 5008		00000008	303	I C	R2, M5	and convert	
00000416	4E20 8ED5		000010D5	304	CVD	R2, DECNUM	and convert	
0000041A	D211 8EBF 8EA9	000010BF	000010A9	305	MVC	PRT3, EDIT		
00000420	DE11 8EBF 8ED5	000010BF	000010D5	306	ED	PRT3, DECNUM		
00000426	D201 8E51 8ECD	00001051	000010CD	307	MVC	PRTM5(2), PRT3+14	fill in message with m5 field	
00000400	4100 0046		00000046	308	T A	DO DETING		
0000042C 00000430	4100 004C 4110 8E08		0000004C 00001008	309 310	LA LA	RO, PRTLNG R1, PRTLINE	message length	
00000430	45F0 8256		00001008	311	BAL	R15, RPTERROR	messagfe address	
00000101	1010 0200		00000100	011	DAL	MIO, MI ILMMON		

						ter a failed test		
		00000400	0000001			********	**********	
00000438	5800 8384	00000438	00000001 00000584	316 FAILCON 317	VI EQU L	PO -F' 1'	set GLOBAL failed test indicator	
00000438 0000043C	5000 8E00		00001000	318	ST	RO, =F' 1' RO, FAILED	set uludal faffen test filufcatur	
00000400	OUTOU OLUU		00001000	319	51	wo, in the		
00000440	41C0 C004		0000004	320	LA	R12, 4(0, R12)	next test address	
	47F0 80F4		000002F4	321	В	NEXTE6		
				323 ******	*****	********	***********	
				324 * end o	of testi	ng; set ending psy	V *************	
		00000448	0000001	326 ENDTEST	r eq u	*		
00000448	5810 8E00		00001000	327	L	R1, FAILED	did a test fail?	
0000044C				328	LTR	R1, R1		
0000044E	4780 8358		00000558	329	BZ	EOJ	No, exit	
00000452	47F0 8370		00000570	330	В	FAILTEST	Yes, exit with BAD PSW	

ASMA Ver.	0. 7. 0 zvector- e6-0	6- packzone	dregi ster	(Zvect	or E6 VR	I - f)		18 Jun 2024 18: 57: 28 Page	11
LOC	OBJECT CODE	ADDR1	ADDR2	STM					

00000548	00020001 80000000			399	EOJPSW	DC	0D' 0' , X' 000200	018000000', AD(0)	
00000558	B2B2 8348		00000548	401	E0J	LPSWE	EOJPSW	Normal completion	
00000560	00020001 80000000			403	FAI LPSW	DC	OD' O' , X' 000200	018000000', AD(X'BAD')	
00000570	B2B2 8360		00000560	405	FAI LTEST	LPSWE	FAILPSW	Abnormal termination	
				408			**************************************	**************************************	
00000574 00000578	0000000 0000000			411 412	CTLRO	DS DS	F F	CRO	
0000057C 0000057C	00000080			414 415		LTORG	, =F' 128'	Literals pool	
00000580 00000584	00001990			416 417 418			=A(E6TESTS) =F' 1' =XL4' 3'		
	0000			419 420 421			=H' 0' =AL2(L' MSGMSG)		
				422 423	*	some	constants		
		0000400 00001000 00010000 00100000	00000001 00000001 00000001 00000001	426 427	PAGE K64	EQU EQU EQU EQU	1024 (4*K) (64*K) (K*K)	One KB Size of one page 64 KB 1 MB	
		AABBCCDD 000000DD			REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

ASMA Ver.	0. 7. 0 zvector- e6-	- 06- packzoned	lregi ster	(Zvect	or E6 VRI	(-f)		18 Jun 2024 18: 57: 28 Page 1:
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				535				***********
				536 537	*		help build test	
				538 539	* VR]	_F Mac	cro to help build	test tables ***********
				540		MACRO		
				541 542		VK1_F	&I NST, &I 4, &M5, &CC	&INST - VRI-f instruction under test
				543 544				&i4 - i4 field &m5 - m5 field
				545	*			&CC - expected CC
				546 547				mask values for FAILED condition codes
					&XCC(1) &XCC(2)	SETA SETA		CC != 0 CC != 1
				550	&XCC(3)	SETA	13	CC != 2
				552	&XCC(4)	SETA		CC != 3
				553 554	&TNUM		&TNUM &TNUM+1	
				555				
				556 557		DS USING	OFD *, R5	base for test data and test routine
				558 559	T&TNUM	DC	A(X&TNUM)	address of test routine
				560		DC	H' &TNUM' X' 00'	test number
				561 562		DC DC	HL1' &I 4'	i 4
				563 564		DC DC	HL1' &M5' HL1' &CC'	m5 cc
				565		DC	HL1' &XCC(&CC+1)'	cc failed mask
				567	V2_&TNUM V3_&TNUM	DC	A(RE&TNUM+16) A(RE&TNUM+32)	address of v2: 16-byte zoned decimal address of v3: 16-byte zoned decimal
				568 569		DC DC	CL8' &I NST' A(16)	instruction name result length
					REA&TNUM		A(RE&TNUM)	result address
				572	*			INSTRUCTION UNDER TEST ROUTINE
				573 574	X&TNUM	DS L	OF R2, V2_&TNUM	get v2
				575 576		VL	V2, 0(R2)	
				577		L	R2, V3_&TNUM	get v3
				578 579		VL	V3, 0(R2)	
				580 581		&INST	V1, V2, V3, &I4, &M5	test instruction
				582			V1, V10UTPUT	save result
				583 584		EPSW ST	R2, R0 R2, CCPSW	exptract psw to save CC
				585 586		BR	R11	return
				587	RE&TNUM	DC	0F	
				588 589		DROP	КЭ	
				590		MEND		

ASMA Ver.	0. 7. 0 zvector- e6- 0	6- packzone	dregi ster	(Zvector E6 VR	I-f)		18 Jun 2024	18: 57: 28	Page	17
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				616 *	F6 VP	I F tosts	**********			
00001100		00000000	000019DF	618 ZVE6TST	*****	**************************************	***********	*******	****	
00001188				619	אס	Ur				
				621 622 *	PRI NT	DATA				
				623 * 624 *	E670	VPKZR - VECTOR PA	ACK ZONED REGISTER			
				625 * 626 *	VRI_F	instr, i 4, m5, cc followed by				
				627 * 628 *		v1 - 16 byte expe v2 - 16 byte zone	ected result ed decimal (operand)			
				629 * 630		v3 - 16 byte zone	ed decimal (operand)			
						FOR PACK ZONED RE	GISTER			
				634 * VPKZR	si mple	+ CC checks				
				635 * 636 *			i 4=129(i om=1 & i 4=132(i om=1 &			
				637 * 638 *			i 4=135(i om=1 &	rdc=7)		
				639 *			i 4=142(i om=1 & i 4=159(i om=1 &			
00001188				640 641+	VRI_F DS	VPKZR, 159, 1, 2 OFD				
00001188		00001188		642 +	USING	*, R5	base for test data and t	est routi	ne	
	000011AC 0001			643+T1 644+	DC DC	A(X1) H' 1'	address of test routine test number			
0000118E	00			645 +	DC	X' 00'				
0000118F 00001190				646+ 647+	DC DC	HL1' 159' HL1' 1'	i 4 m5			
00001191	02			648 +	DC	HL1' 2'	CC			
	OD 000011E8			649+ 650+V2_1	DC DC	HL1' 13' A(RE1+16)	cc failed mask	zanad dagir	1	
	000011E8			651+V3_1	DC DC	A(RE1+10) A(RE1+32)	address of v2: 16-byte z address of v3: 16-byte z	zoned deci i	mal	
	E5D7D2E9 D9404040			652+	DC	CL8' VPKZR'	instruction name			
	00000010 000011D8			653+ 654+REA1	DC DC	A(16) A(RE1)	result length result address			
				655+*			INSTRUCTION UNDER TEST I	ROUTINE		
000011AC 000011AC	5820 500C		00001194	656+X1 657+	DS L	0F R2, V2_1	get v2			
000011B0	E722 0000 0006		00000000	658 +	VL	V2, O(R2)	g.c. 12			
	5820 5010 F722 0000 0006		00001198	659+	L VI	R2, V3_1 V2, O(P2)	get v3			
	E732 0000 0006 E612 3019 F070		0000000	660+ 661+	VL VPKZR	V3, 0(R2) V1, V2, V3, 159, 1	test instruction			
000011C6	E710 8F08 000E		00001108	662+	VST	V1, V10UTPUT	save result			
	B98D 0020 5020 8EE8		000010E8	663+ 664+	EPSW ST	R2, R0 R2, CCPSW	exptract psw to save CC			
000011D4	07FB			665 +	BR	R11	return			
000011D8 000011D8				666+RE1 667+	DC DROP	OF R5				
000011D8	00000000 00000000 00000000 0000022C			668	DC		0000000000000000022C'	V1		

	0. 7. 0 zvector- e6- (-	J		VRI - f)		18 Jun 2024	18: 57: 28	Page	1
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00011E8 00011F0	FOFOFOFO FOFOFOFO FOFOFOFO FOFOFOFO			669	DC	XL16' F0F0F0F0F0F0)F0F0F0F0F0F0F0F0F0'	V2		
0011F8	FOFOFOFO FOFOFOFO			670	DC	XL16' F0F0F0F0F0F0F0	F0F0F0F0F0F0F0F2C2'	V3		
001200	F0F0F0F0 F0F0F2C2			671						
				672	VRI F	VPKZR, 159, 1, 2				
001208				673+	DS	OFD				
001208		00001208		674+	USING		base for test data and	test routin	ıe	
001208	0000122C			675+T2	DC	A(X2)	address of test routine			
00120C	0002			676 +	DC	H'2'	test number			
00120E	00			677 +	DC	X' 00'				
00120F	9F			678 +	DC	HL1' 159'	i 4			
001210	01			679 +	DC	HL1' 1'	m5			
001211	02			680 +	DC	HL1' 2'	cc			
001212	OD			681 +	DC	HL1' 13'	cc failed mask		_	
001214	00001268			682+V2_2	DC	A(RE2+16)	address of v2: 16-byte			
0001218	00001278			683+V3_2	DC	A(RE2+32)	address of v3: 16-byte	zoned decin	nal	
000121C	E5D7D2E9 D9404040			684+	DC	CL8' VPKZR'	instruction name			
0001224	00000010			685+	DC	A(16)	result length			
0001228	00001258			686+REA2	DC	A(RE2)	result address	DOLUME ME		
2001000				687+*	D.C.	OF.	INSTRUCTION UNDER TEST	ROUTINE		
000122C	5000 5000		00001014	688+X2	DS	OF	0			
000122C	5820 500C		00001214	689+	L	R2, V2_2	get v2			
0001230	E722 0000 0006		0000000	690+	VL	V2, 0(R2)				
0001236	5820 5010		00001218	691+	L	R2, V3_2	get v3			
000123A	E732 0000 0006		0000000	692+	VL	V3, 0(R2)	44			
0001240	E612 3019 F070		00001100	693+	VPKZK	V1, V2, V3, 159, 1	test instruction			
0001246 000124C	E710 8F08 000E B98D 0020		00001108	694+ 695+	VST	V1, V10UTPUT R2, R0	save result			
0001240	5020 SEE8		000010E8	696+	ST	R2, CCPSW	exptract psw to save CC			
001254	07FB		OOOOTOEO	697+	BR	R11	return			
001254	OTED			698+RE2	DC	OF	1 etui n			
0001258				699+	DROP	R5				
0001258	12300000 00000000			700	DC		0000000000000000122C'	V1		
001260	0000000 0000122C			700	ЪС	XE10 123000000000	000000000000000000000000000000000000000	V 1		
0001268	F0F1F2F3 F0F0F0F0			701	DC	XI 16' F0F1F2F3F0F0	FOFOFOFOFOFOFOFO'	V2		
0001270	FOFOFOFO FOFOFOFO			701	DC	ALIO TOTTI ETOTOTO	01 01 01 01 01 01 01 01 01 0	1 ~		
0001278	FOFOFOFO FOFOFOFO			702	DC	XI.16' FOFOFOFOFOF	F0F0F0F0F0F0F0F1F2C2'	V3		
0001270					20					
				703						
				704	VRI F	VPKZR, 159, 1, 1				
0001288				705+	DS	OFD				
0001288		00001288		706 +	USING		base for test data and		ie	
0001288	000012AC			707+T3	DC	A(X3)	address of test routine			
000128C	0003			708+	DC	Н' 3'	test number			
000128E	00			709+	DC	X' 00'				
000128F	9F			710+	DC	HL1' 159'	i 4			
0001290	01			711+	DC	HL1' 1'	m5			
0001291	01			712+	DC	肚1'1'	cc			
0001292	0B			713+	DC	HL1'11'	cc failed mask	1 1 .	1	
0001294	000012E8			714+V2_3	DC	A(RE3+16)	address of v2: 16-byte	zoned decin	naļ	
0001298	000012F8			715+V3_3	DC	A(RE3+32)	address of v3: 16-byte	zoned decin	nal	
000129C	E5D7D2E9 D9404040			716+	DC	CL8' VPKZR'	instruction name			
00012A4	0000010			717+	DC	A(16)	result length			
00012A8	000012D8			718+REA3	DC	A(RE3)	result address	DAUTT NE		
				719+*			INSTRUCTION UNDER TEST	ROUTINE		

ASMA ver.	0. 7. 0 zvector-e6-0	o- packzone	aregister	(Zvector E6 V	KI - T)		18 Jun 2024 18: 57: 28 Page	20
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
00001388 00001388	000013AC	00001388		770+ 771+T5	USI NG DC	A(X5)	base for test data and test routine address of test routine	
0000138C 0000138E	0005 00			772+ 773+	DC DC	H' 5' X' 00'	test number	
0000138F	87			774+	DC	HL1' 135'	i 4	
00001390 00001391	01 03			775+ 776+	DC DC	HL1' 1' HL1' 3'	m5 cc	
00001392	OE			777+	DC	HL1' 14'	cc failed mask	
00001394 00001398	000013E8 000013F8			778+V2_5 779+V3_5	DC DC	A(RE5+16) A(RE5+32)	address of v2: 16-byte zoned decimal address of v3: 16-byte zoned decimal	
00001396 0000139C	E5D7D2E9 D9404040			779+V3_3 780+	DC	CL8' VPKZR'	instruction name	
000013A4 000013A8	00000010 000013D8			781+ 782+REA5	DC DC	A(16) A(RE5)	result length result address	
000013A6	00001300			782+ REA 3 783+*	DC	A(RES)	INSTRUCTION UNDER TEST ROUTINE	
000013AC	5820 500C		00001204	784+X5 785+	DS	0F	got v9	
000013AC 000013B0	E722 0000 0006		00001394 00000000	786+	L VL	R2, V2_5 V2, O(R2)	get v2	
000013B6	5820 5010		00001398	787+	L	R2, V3_5	get v3	
000013BA 000013C0	E732 0000 0006 E612 3018 7070		0000000	788+ 789+	VL VPKZR	V3, 0(R2) V1, V2, V3, 135, 1	test instruction	
000013C6	E710 8F08 000E		00001108	790 +	VST	V1, V10UTPUT	save result	
000013CC 000013D0	B98D 0020 5020 8EE8		000010E8	791+ 792+	EPSW ST	R2, R0 R2, CCPSW	exptract psw to save CC	
000013D4	07FB			793+	BR	R11	return	
000013D8 000013D8				794+RE5 795+	DC DROP	OF R5		
000013D8	00000000 00000000			796	DC		000000000000000123D' V1	
000013E0 000013E8	00000000 0000123D F0F9F8F7 F0F0F0F0			797	DC	XL16' F0F9F8F7F0F0	FOFOFOFOFOFOFOFO' V2	
000013F0	FOFOFOFO FOFOFOFO							
000013F8 00001400	FOFOFOFO FOFOFOFO FOFOFOFO FOF1F2D3			798	DC	ALIO FUFUFUFUFUFU	FOF0F0F0F0F0F1F2D3' V3	
				799 800	VRI F	VPKZR, 135, 1, 3	(overflow; rdc=7)	
00001408				801+	DS	OFD		
00001408 00001408	0000142C	00001408		802+ 803+T6	USI NG DC	*, R5 A(X6)	base for test data and test routine address of test routine	
0000140C	0006			804+	DC	H' 6'	test number	
0000140E 0000140F	00 87			805+ 806+	DC DC	X' 00' HL1' 135'	i 4	
00001410	01			807+	DC	HL1' 1'	m5	
00001411 00001412	03 0E			808+ 809+	DC DC	HL1'3' HL1'14'	cc cc failed mask	
00001412	00001468			810+V2_6	DC DC	A(RE6+16)	address of v2: 16-byte zoned decimal	
00001418	00001478			811+V3_6	DC DC	A(RE6+32)	address of v3: 16-byte zoned decimal	
0000141C 00001424	E5D7D2E9 D9404040 00000010			812+ 813+	DC DC	CL8' VPKZR' A(16)	instruction name result length	
00001428	00001458			814+REA6	DC	A(RE6)	result address	
0000142C				815+* 816+X6	DS	0F	INSTRUCTION UNDER TEST ROUTINE	
0000142C	5820 500C		00001414	817+	L	R2, V2_6	get v2	
00001430 00001436	E722 0000 0006 5820 5010		00000000 00001418	818+ 819+	VL L	V2, O(R2) R2, V3_6	get v3	
0000143A	E732 0000 0006		00000000	820+	VL	V3, O(R2)	· ·	
00001440 00001446	E612 3018 7070 E710 8F08 000E		00001108	821+ 822+	VPKZR VST	V1, V2, V3, 135, 1 V1, V10UTPUT	test instruction save result	
	_,10 0100 0001		00001100	·		,	Sa. C. Louis	

ASMA Ver.	0. 7. 0 zvector- e6- 0	6- packzone	dregi ster	(Zvector E6 VR	I - f)		18 Jun 2024 18: 57: 28 Page	22
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				873				
				874	VRI F	VPKZR, 159, 3, 2		
00001508				875+	DS	OFD		
00001508	00001505	00001508		876+	USING		base for test data and test routine	
00001508 0000150C	0000152C 0008			877+T8 878+	DC DC	A(X8) H' 8'	address of test routine test number	
0000150E	0008			879+	DC	X' 00'	test number	
0000150F	9F			880+	DC	HL1' 159'	i 4	
00001510	03			881+	DC	HL1'3'	m5	
00001511 00001512	02 0D			882+ 883+	DC DC	HL1' 2' HL1' 13'	cc cc failed mask	
00001512	00001568			884+V2_8	DC	A(RE8+16)	address of v2: 16-byte zoned decimal	
00001518	00001578			885+V3_8	DC	A(RE8+32)	address of v3: 16-byte zoned decimal	
0000151C	E5D7D2E9 D9404040			886+ 887+	DC	CL8' VPKZR'	instruction name	
$00001524 \\ 00001528$	00000010 00001558			888+REA8	DC DC	A(16) A(RE8)	result length result address	
00001020	00001000			889+*	DC	n(N20)	INSTRUCTION UNDER TEST ROUTINE	
0000152C	7000 700G		00001711	890+X8	DS	OF		
0000152C 00001530	5820 500C E722 0000 0006		00001514 00000000	891+ 892+	L VL	R2, V2_8 V2, O(R2)	get v2	
00001536	5820 5010		0000000	893+	L	R2, V3_8	get v3	
0000153A	E732 0000 0006		00000000	894+	VL	$V3, O(\overline{R}2)$		
00001540	E612 3039 F070		00001100	895+	VPKZR	V1, V2, V3, 159, 3	test instruction	
00001546 0000154C	E710 8F08 000E B98D 0020		00001108	896+ 897+	VST EPSW	V1, V10UTPUT R2, R0	save result exptract psw	
00001550	5020 8EE8		000010E8	898+	ST	R2, CCPSW	to save CC	
00001554	07FB			899+	BR	R11	return	
$00001558 \\ 00001558$				900+RE8 901+	DC DROP	0F R5		
00001558	00000000 00000000			902	DC		000000000000000022F' V1	
00001560	00000000 0000022F			000	D .C	W 401 F0F0F0F0F0F0F0		
00001568 00001570	FOFOFOFO FOFOFOFO FOFOFOFO FOFOFOFO			903	DC	XL16' FOFOFOFOFOFO	F0F0F0F0F0F0F0F0F0' V2	
	FOFOFOFO FOFOFOFO			904	DC	XL16' F0F0F0F0F0F0	F0F0F0F0F0F0F0F2C2' V3	
00001580	F0F0F0F0 F0F0F2C2							
				905 906	VDI E	VPKZR, 159, 3, 2	p1=1	
00001588				907+	DS DS	0FD	h1-1	
00001588		00001588		908+	USING	*, R 5	base for test data and test routine	
00001588	000015AC			909+T9	DC	A(X9)	address of test routine	
0000158C 0000158E	0009			910+ 911+	DC DC	H' 9' X' 00'	test number	
0000158F	9F			912+	DC	HL1' 159'	i4	
00001590	03			913+	DC	HL1'3'	m5	
$00001591 \\ 00001592$	02 0D			914+ 915+	DC DC	HL1' 2' HL1' 13'	cc cc failed mask	
00001592	000015E8			915+ 916+V2_9	DC DC	A(RE9+16)	address of v2: 16-byte zoned decimal	
00001598	000015F8			917+V3_9	DC	A(RE9+32)	address of v3: 16-byte zoned decimal	
0000159C	E5D7D2E9 D9404040			918+	DC	CL8' VPKZR'	instruction name	
000015A4 000015A8	00000010 000015D8			919+ 920+REA9	DC DC	A(16) A(RE9)	result length result address	
	00002000			921+*			INSTRUCTION UNDER TEST ROUTINE	
000015AC	7000 F000		00001701	922+X9	DS	OF		
000015AC 000015B0	5820 500C E722 0000 0006		00001594 00000000	923+ 924+	L VL	R2, V2_9 V2, O(R2)	get v2	
000015B6	5820 5010		00001598	925+	L	R2, V3_9	get v3	

DC

975 +

0000168E

00

X' 00'

0F

DC

1028+RE12

ASMA Ver.	0. 7. 0 zvector- e6- 00	6- packzoneo	lregi ster	(Zvector E6 VR	I - f)		18 Jun 2024	18: 57: 28	Page 25
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001758 00001758 00001760	F8700000 00000000 00000000 0000123F			1029+ 1030	DROP DC	R5 XL16' F870000000000	000000000000000123F'	V1	
	FOFFF8F7 FOFOFOFO FOFOFOFO FOFOFOFO			1031	DC	XL16' F0FFF8F7F0F01	FOFOFOFOFOFOFOFO'	V2	
00001778	FOFOFOFO FOFOFOFO FOFOFOFO FOF1F2D3			1032	DC	XL16' F0F0F0F0F0F0I	FOFOFOFOFOFOF1F2D3'	V3	
				1033 1034	VDI E	VPKZR, 159, 9, 3	nsv=1 & invalid	si an	
00001788 00001788		00001788		1034 1035+ 1036+	DS USING	OFD	base for test data and	J	e
00001788 0000178C	000017AC 000D			1037+T13 1038+	DC DC	A(X13) H' 13'	address of test routine test number		
0000178E 0000178F	00 9F			1039+ 1040+	DC DC	X' 00' HL1' 159'	i 4		
00001790 00001791	09 03			1041+ 1042+	DC DC	HL1'9' HL1'3'	m5 cc		
00001792 00001794 00001798	0E 000017E8 000017F8			1043+ 1044+V2_13 1045+V3_13	DC DC DC	HL1' 14' A(RE13+16) A(RE13+32)	cc failed mask address of v2: 16-byte address of v3: 16-byte		
0000179C 000017A4	E5D7D2E9 D9404040 00000010			1046+ 1047+	DC DC	CL8' VPKZR' A(16)	instruction name result length	zoneu ucern	
000017A8	000017D8			1048+REA13 1049+*	DC	A(RE13)	result address INSTRUCTION UNDER TEST	ROUTINE	
000017AC 000017AC	5820 500C		00001794	1050+X13 1051+	DS L	0F R2, V2_13	get v2		
000017B0 000017B6 000017BA	E722 0000 0006 5820 5010 E732 0000 0006		0000000 00001798 00000000	1052+ 1053+ 1054+	VL L VL	V2, 0(R2) R2, V3_13 V3, 0(R2)	get v3		
000017C0 000017C6 000017CC	E612 3099 F070 E710 8F08 000E B98D 0020		00001108	1055+ 1056+ 1057+	VPKZR VST	V1, V2, V3, 159, 9 V1, V10UTPUT R2, R0	test instruction save result		
000017D0 000017D4	5020 8EE8		000010E8	1058+ 1059+	ST BR	R2, CCPSW R11	exptract psw to save CC return		
000017D8 000017D8	0000000 0000000			1060+RE13 1061+	DC DROP	0F R5	000000000000000000000000000000000000000	V /1	
000017D8 000017E0 000017E8	00000000 00000000 00000000 00000229 F0F0F0F0 F0F0F0F0			1062 1063	DC DC		00000000000000000229' F0F0F0F0F0F0F0F0F0F0'	V1 V2	
000017F0	FOFOFOFO FOFOFOFO FOFOFOFO FOFOFOFO			1064	DC DC		FOFOFOFOFOFOFOF292'	V2 V3	
	FOFOFOFO FOFOF292			1065					
00001808				1066 1067+	VRI_F DS	VPKZR, 159, 11, 3 OFD	nsv=1, p1=1 & in	valid sign	
00001808 00001808	0000182C	00001808		1068+ 1069+T14	USI NG DC		base for test data and address of test routine		e
0000180C 0000180E 0000180F	000E 00 9F			1070+ 1071+ 1072+	DC DC	H' 14' X' 00' HL1' 159'	test number		
0000180F 00001810 00001811	9F 0B 03			1072+ 1073+ 1074+	DC DC DC	HL1' 11' HL1' 3'	i 4 m5 cc		
00001812 00001814	0E 00001868			1075+ 1076+V2_14	DC DC	HL1' 14' A(RE14+16)	cc failed mask address of v2: 16-byte	zonad dagin	n]
00001818	00001868 00001878 E5D7D2E9 D9404040			1076+V2_14 1077+V3_14 1078+	DC DC	A(RE14+10) A(RE14+32) CL8' VPKZR'	address of v3: 16-byte instruction name	zoned decin	al

F0F0F0F0 F0F1F293

DC

A(T12)

address of test

1181 +


000019BC

ASMA Ver.	0. 7. 0 zvector- e6-	- 06- packzone	dregi ster	(Zvector E6	VRI - f)	18 Jun 2024 18: 57: 28 Page	29
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
	020201 0022				*****	***************	
				1193 ********		ster equates	
				1195 *****		*****************	
		0000000	00000001	1197 RO	EQU	0	
		00000001	00000001	1198 R1	EQU	1	
		00000002 00000003	00000001 00000001	1199 R2 1200 R3	EQU EQU	2 3	
		0000004	0000001	1201 R4	EQU	4	
		00000005	00000001	1202 R5	EQU	5 6	
		0000006 0000007	00000001 00000001	1203 R6 1204 R7	EQU EQU	6 7	
		8000000	0000001	1205 R8	EQU EQU	8	
		0000009 000000A	$00000001 \\ 00000001$	1206 R9 1207 R10	EQU EQU	9	
		0000000A	00000001	1207 R10 1208 R11	EQU	10 11	
		000000C	00000001	1209 R12	EQU	12 13	
		000000D 000000E	00000001 00000001	1210 R13 1211 R14	EQU EQU	13 14	
		0000000E	00000001	1212 R15	EQU	15	
					·		
				191/ *****	******	***************	
				1215 *		ster equates	
				1216 *****	******	*******************	
		00000000	0000001	1218 VO	EQU	0	
		$\begin{array}{c} 00000001 \\ 00000002 \end{array}$	00000001 00000001	1219 V1 1220 V2	EQU EQU	1 2	
		0000002	00000001	1221 V3	EQU	$\overset{\boldsymbol{z}}{3}$	
		0000004	0000001	1222 V4	EQU	4	
		0000005 0000006	00000001 00000001	1223 V5 1224 V6	EQU EQU	5 6	
		0000007	0000001	1225 V7	EQU	7	
		8000000	0000001	1226 V8	EQU	8	
		0000009 000000A	00000001 00000001	1227 V9 1228 V10	EQU EQU	9 10	
		000000B	0000001	1229 V11	EQU	11	
		000000C	00000001	1230 V12	EQU	12	
		000000D 000000E	00000001 00000001	1231 V13 1232 V14	EQU EQU	13 14	
		000000F	0000001	1233 V15	EQU	15	
		00000010	00000001	1234 V16	EQU	16 17	
		$\begin{array}{c} 00000011 \\ 00000012 \end{array}$	00000001 00000001	1235 V17 1236 V18	EQU EQU	17 18	
		0000013	0000001	1237 V19	EQU	19	
		$\begin{array}{c} 00000014 \\ 00000015 \end{array}$	00000001 00000001	1238 V20 1239 V21	EQU EQU	20 21	
		0000013	00000001	IAJJ VAI	ΕŔΩ	ω1	

	0. 7. 0 zvector-e6				vici 1)		10 Juli	2024 18: 57: 28	1 age	30
LOC	OBJECT CODE	ADDR1 00000016 00000017	ADDR2 00000001 00000001	STMF 1240 V22 1241 V23	EQU EQU	22 23				
		00000018 00000019 0000001A	00000001 00000001 00000001	1242 V24 1243 V25 1244 V26	EQU	22 23 24 25 26 27 28 29 30				
		0000001D	00000001	1245 V27 1246 V28 1247 V29	EQU EQU EQU	27 28 29				
		000001E 0000001F	00000001	1248 V30 1249 V31 1250		30 31				
				1251	END					

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCES											
EGI N	I	00000200	2	151	116	147	148	149									
C	Ū	00000009	i i	520	262												
CFOUND	X	000010F0	1	493	249	269											
CMASK	Ü	0000000A	1	521	221	200											
CMSG	Ĭ	00000340	1	238	233												
CPRTEXP	Č	00001097	1	472	266												
CPRTGOT	Č	00001037 000010A7	1	475	273												
CPRTLI NE	Č	000010A7	16	467	477	276											
CPRTLNG	Ŭ		10	477	275	210											
		00000055	1														
CPRTNAME	C	00001081	8	470	259												
CPRTNUM	C	00001064	3	468	257	004	000	700	700	700	004	050	000	000	000	004	1000
CPSW	F	000010E8	4	492	246	664	696	728	760	792	824	856	898	930	962	994	1026
					1058	1090	1122	1154									
TLRO	F	00000574	4	411	161	162	163	164									
ECNUM	C	000010D5	16	488	254	256	263	265	270	272	288	290	297	299	304	306	
6TEST	4	00000000	36	514	212												
6TESTS	F	00001990	4	1167	203												
DIT	X	000010A9	18	483	255	264	271	289	298	305							
NDTEST	ĪJ	00000448	1	326	208												
0J	Ť	00000558	$\overline{4}$	401	196	329											
OJPSW	Ď	00000548	8	399	401	020											
AILCONT	II	00000348	1	316	279												
	F		1			327											
ALLED	r T	00001000	4	440	318	321											
AILMSG	U	000003D0	1	286	228												
AILPSW	D	00000560	8	403	405												
AILTEST	<u>l</u>	00000570	4	405	330												
B0001	F	000002A0	8	180	184	185	187										
4	U	0000007	1	518	296												
MAGE	1	0000000	6624	0													
	U	00000400	1	424	425	426	427										
64	Ū	00010000	1	426													
5	Ŭ	00000008	1	519	240	303											
B	Ŭ	00100000	1	427	~ 10	000											
S G	Ť	00000490	4	361	195	344											
BGCMD	C	00000490 000004DE	_	391	374	375											
	C		9				200										
SGMSG SGMSG	Ļ	000004E7	95	392	368	389	366										
SGM/C	Ī	000004D8	6	389	372												
SGOK	Ī	000004A6	2	370	367												
SGRET	$\underline{\mathbf{I}}$	000004C6	4	385	378	381											
BGSAVE	\mathbf{F}	000004CC	4	388	364	385											
EXTE6	U	000002F4	1	205	231	321											
PNAME	C	0000014	8	526	259	293											
AGE	Ū	00001000	1	425													
RT3	Č	000010BF	18	486	255	256	257	264	265	266	271	272	273	289	290	291	298
_			13		299	300	305	306	307					.,,,,			
RTI 4	C	00001044	3	454	300	500	300	300	30,								
RTLINE	Č	00001044	16	449	459	310											
RTLNG	II	00001008 0000004C	10	449	309	310											
	C		1														
RTM5	C	00001051	2	457	307												
RTNAME	C	00001033	8	452	293												
RTNUM	C	00001018	3	450	291												
0	U	0000000	1	1197	110	161	164	184	186	187	188	193	210	214	215	275	309
					317	318	343	345	361	364	366	368	370	385	663	695	727
					759	791	823	855	897	929	961	993	1025	1057	1089	1121	1153
1	U	0000001	1	1198	194	221	222	223	226	227	239	240	241	246	247	248	249
			-		276	310	327	328	375	389							

) zvect REFEREN		о- раски	oneareg	ister (Lvector	EO VKI	-1)					10 Jul	1 &U& 4	18: 57: 28	rage	36
CHECK TABLE	61 597	170 1168																
I_F	541	640	672	704	736	768	800	832	874	906	938	970	1002	1034	1066	1098	1130	



	rector-e6-06-packzonedregister (Zvector E6 VRI-f)	18 Jun 2024 18: 57: 28 Page 38
STMI	FILE NAME	
/home/tn529/sl	haredvfp/tests/zvector-e6-06-VPKZR. asm	
NO ERRORS FOUND	**	