SMA Ver.	0. 7. 0 zvector- e6-	10-VLIP (Z	vector E6	5 VRI-h) 18 Jun 2024 18: 57: 53 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 ************************************
				4 * Zvector E6 instruction tests for VRI-h encoded: 5 *
				6 * E649 VLIP - VECTOR LOAD IMMEDIATE DECIMAL
				7 * 8 * James Wekel June 2024 9 ************************************
				10 11 **********************************
				13 * basic instruction tests 14 *
				15 *********************
				16 * This program tests proper functioning of the z/arch E6 VRI-h vector 17 * load immediate decimal. Exceptions are not tested. 18 *
				19 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch 20 * obvious coding errors. None of the tests are thorough. They are 21 * NOT designed to test all aspects of any of the instructions.
				22 * 23 ********************************
				25 * *Testcase zvector-e6-10-VLIP: VECTOR E6 VRI-h VLIP instruction 26 * *
				27 * * Zvector E6 tests for VRI-h encoded instruction: 28 * *
				29 * * E649 VLIP - VECTOR LOAD IMMEDIATE DECIMAL 30 * *
				31 *
				34 *
				36 * mainsize 2 37 * numcpu 1 38 * sysclear
				39 * archl vl z/Arch
				40 * 41 * diag8cmd enable # (needed for messages to Hercules console) 42 * loadcore "zvector-e6-10-VLIP.core" 0x0
				43 * diag8cmd disable # (reset back to default) 44 *
				45 * *Done 46 ************************************

SMA Ver.	0. 7. 0 zvector-e6-1	O-VLIP (Zv	ector E6 V	KI - h)				18 Jun 2024 18: 57: 53 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				103 104 105			ore PSWs	**************************************
0000000		00000000 00000000	0000141F	107 108 109	ZVE6TST	START USING	0 ZVE6TST, RO	Low core addressability
		00000140	00000000		SVOLDPSW	EQU	ZVE6TST+X' 140'	z/Arch Supervisor call old PSW
0000000 00001A0 00001A8	00000001 80000000 00000000 00000200	0000000	000001A0	112 113 114		ORG DC DC	ZVE6TST+X' 1A0' X' 000000018000000' AD(BEGIN)	z/Architecure RESTART PSW
00001B0 00001D0 00001D8	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	116 117 118		ORG DC DC	ZVE6TST+X' 1D0' X' 0002000180000000' AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW
00001E0		000001E0	00000200	120 121		ORG	ZVE6TST+X' 200'	Start of actual test program

ASMA Ver.	0. 7. 0 zvector-e6-1	10-VLIP (Zv	ector E6 V	RI - h)			18 Jun 2024 18: 57: 53 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				123 ******* 124 *	******	**************************************	**************************************
				125 ******* 126 *	*****	*********	6TST" program itself ***********
				127 * Archi		e Mode: z/Arch	
				129 *	ster Usa		
				130 * R0 131 * R1-4	l (v	vork) vork)	
				132 * R5 133 * R6-R	27 (v	vork)	ble - current test base
				134 * R8 135 * R9	Se	rst base registe econd base regist	er
				136 * R10 137 * R11	<b>E</b> 6	nird base registe STEST call return	r
				138 * R12 139 * R13	(v	OTESTS register work)	
				140 * R14 141 * R15		ıbroutine call econdary Subrouti:	ne call or work
				142 * 143 ******	*****	******	*********
00000200		00000200		145		BEGIN, R8	FIRST Base Register
00000200 00000200		00001200 00002200		146 147 148	USI NG USI NG		SECOND Base Register THIRD Base Register
00000200 00000202 00000204	0580 0680 0680			149 BEGIN 150 151		R8, 0 R8, 0 R8, 0	Initalize FIRST base register Initalize FIRST base register Initalize FIRST base register
	4190 8800 4190 9800		00000800 00000800	152 153 154		R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register
0000020E 00000212	41A0 9800 41A0 A800		00000800 00000800	155 156 157 158		R10, 2048(, R9) R10, 2048(, R10)	Initalize THIRD base register Initalize THIRD base register
00000216 0000021A	B600 82B4 9604 82B5		000004B4 000004B5	159 160		RO, RO, CTLRO CTLRO+1, X' 04'	Store CRO to enable AFP Turn on AFP bit
	9602 82B5 B700 82B4		000004B5 000004B4	161 162 163		CTLR0+1, X' 02' R0, R0, CTLR0	Turn on Vector bit Reload updated CRO
				164 ******* 165 * Is Vec 166 *****	******* ctor pac *****		**************************************
00000226	47F0 80B0		000002B0	167 168 169+		K 134, 'vector-pac X0001	
0000022A	40404040 40404040			170+* 171+* 172+SKT0001	DC	C' Ski p	Fcheck data area skip messgae ping tests: '
00000244 00000259	A58583A3 96996097 40868183 899389A3	00000054	00000001	173+ 174+ 175+SKL0001	DC	C' vector-packed-	decimal' 134) is not installed.'
00000280 00000288	00000000 00000000 00000000 00000000			176+* 177+ 178+FB0001		FD 4FD	facility bits gap

ASMA Ver.	0. 7. 0 zvector-e6-1	lo-VLIP (Zv	ector E6 \	/RI - h)			18 Jun 2024 18: 57: 53 Pa	age 5
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000002A8	00000000 00000000			179+ 180+*	DS	FD	gap	
000002B0 000002B4 000002B8 000002BC 000002C0 000002C4	4100 0004 B2B0 8088 B982 0000 4300 8098 5400 82BC 4770 80D8	000002В0	0000001 0000004 00000288 00000298 000004BC 000002D8	181+X0001 182+ 183+ 184+ 185+ 186+ 187+ 188+* 189+* facili	EQU LA STFLE XGR I C N BNZ	* R0, ((X0001-FB0001)/8)-1 FB0001 R0, R0 R0, FB0001+16 R0, =F' 2' XC0001 not set, issue message	get facility bits get fbit byte is bit set?	
000002C8 000002CC 000002D0 000002D4	4100 0054 4110 802A 4520 81D0 47F0 8298	000002D8	0000054 0000022A 000003D0 00000498 00000001	190+* 191+ 192+ 193+ 194+ 195+XC0001	LA LA BAL B EQU	RO, SKL0001 R1, SKT0001 R2, MSG E0J	message length message address	

ASMA Ver.	0. 7. 0 zvector- e6-	10-VLIP (Zve	ector E6 V	RI - h)			18 Jun 2024 18: 57: 53 Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				197 ******	*****	******	**********	
				198 *		Do tests in the E	GTESTS table	
					*****		**********	
				200				
000002D8	58C0 82C0		000004C0	201	L	R12, = $A(E6TESTS)$	get table of test addresses	
		DAGOOOO	0000001	202 202 NEVTEC	EOH	*		
000002DC	5850 C000	000002DC	00000001 00000000	203 NEXTE6 204	EQU L	R5, 0(0, R12)	get test address	
000002E0	1255		0000000	205	LTR	R5, R5	have a test?	
000002E2	4780 818A		000038A	206	BZ	ENDTEST	done?	
				207				
000002E6		0000000		208	USING	E6TEST, R5		
000002E6	4800 5004		0000004	209 210	LH	RO, TNUM	save current test number	
000002E0	5000 8E04		0000004	211	ST	RO, TESTING	for easy reference	
000002LA	3000 GL04		00001004	212	51	io, ilbiind	Tor easy reference	
000002EE	E710 8EE0 0006		000010E0	213	VL	V1, V1FUDGEB	fudge output	
				214	_		<u> </u>	
000002F4	58B0 5000		0000000	215	L	R11, TSUB	get address of test routine	
000002F8	05BB			216 217	BALR	R11, R11	do test	
		000002FA	0000001	218 TESTREST	EOU	*		
000002FA	E310 5018 0014	000002171	00000018	219	LĞF	R1, READDR	get address of expected result	
00000300	D50F 8EB0 1000	000010B0	00000000	220	CLC	V1OUTPUT, O(R1)	valid?	
00000306	4770 8112		00000312	221 222	BNE	FAILMSG	no, issue failed message	
0000030A	41C0 C004		0000004	223	LA	R12, 4(0, R12)	next test address	
0000030E	47F0 80DC		000002DC	224	В	NEXTE6		

ASMA Ver.	0. 7. 0 zvector-e6	6-10-VLIP (Zv	ector E6 V	RI - h)			18 Jun 2024 18: 57: 53 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				226 *****	*****	******	**********
						as expected:	
				228 *			number, instruction under test
				229 *	1554	and instruction l	2
				230 ******	*****	******	***********
		00000312	0000001	231 FAILMSG		*	
00000312	4820 5004		00000004	232	LH	R2, TNUM	get test number and convert
00000316	4E20 8E82	00004000	00001082	233	CVD	R2, DECNUM	
0000031A	D211 8E6C 8E56	0000106C	00001056	234	MVC	PRT3, EDIT	
00000320 00000326	DE11 8E6C 8E82 D202 8E18 8E79	0000106C 00001018	00001082 00001079	235 236	ED MVC	PRT3, DECNUM PRTNUM(3), PRT3+13	fill in magage with test #
00000320	D2U2 8E18 8E79	00001018	00001079	237	IVIV	FRINUM S), FRIS+13	fill in message with test #
0000032C	D207 8E33 500A	00001033	000000A	238	MVC	PRTNAME, OPNAME	fill in message with instruction
00000020	D207 OLOG 00011	00001000	0000001	239	1111	i winding, or mine	Titi in hessage with instruction
00000332	B982 0022			240	XGR	R2, R2	get i2 as U16
00000336	4820 5008		00000008	241	LH	R2, I2	8
0000033A	4E20 8E82		00001082	242	CVD	R2, DECNUM	and convert
0000033E	D211 8E6C 8E56	0000106C	00001056	243	MVC	PRT3, EDIT	
00000344	DE11 8E6C 8E82	0000106C	00001082	244	ED	PRT3, DECNUM	
0000034A	D204 8E44 8E77	00001044	00001077	245	MVC	PRTI 2(5), PRT3+11	fill in message with i2 field
00000250	B982 0022			246 247	XGR	D9 D9	got :2 og IIO
00000350 00000354	4320 5007		0000007	247 248	AGR IC	R2, R2 R2, I3	get i3 as U8 and convert
00000354	4E20 8E82		00001082	249	CVD	R2, DECNUM	and convert
0000035C	D211 8E6C 8E56	0000106C	00001052	250	MVC	PRT3, EDIT	
00000362	DE11 8E6C 8E82	0000106C	00001082	251	ED	PRT3, DECNUM	
00000368	D201 8E53 8E7A	00001053	0000107A	252	MVC	PRTI 3(2), PRT3+14	fill in message with i3 field
				253			<b>o</b>
0000036E	4100 004E		000004E	254	LA	RO, PRTLNG_	message length
00000372	4110 8E08		00001008	255	LA	R1, PRTLINE	messagfe address
00000376	45F0 8198		00000398	256	BAL	R15, RPTERROR	
				258 *****	****	*******	**********
				259 * conti	nue aft	ter a failed test	
				260 ******			***********
0000007:	<b>*</b> 000 000	0000037A	00000001	261 FAILCON		*	CLODAL CALL LA CALL
0000037A	5800 82C4		000004C4	262	L	RO, =F' 1'	set GLOBAL failed test indicator
0000037E	5000 8E00		00001000	263 264	ST	RO, FAI LED	
00000382	41C0 C004		00000004	264 265	LA	R12, 4(0, R12)	next test address
	47F0 80DC		0000004 000002DC	266	B	NEXTE6	next test address
0000000	1710 0020		OOOOOLDC	200	, L	MERTEO	
							**********
				269 * end o 270 *****	f testi	ing; set ending psv *********	V ·************
		0000038A	0000001	271 ENDTEST		*	
0000038A	5810 8E00		00001000	272	L	R1, FAILED	did a test fail?
0000038E			00000	273	LTR	R1, R1	
00000390			00000498	274	BZ	EOJ	No, exit
00000394	47F0 82B0		000004B0	275 276	В	FAILTEST	Yes, exit with BAD PSW
				276			

ASMA Ver.	0. 7. 0 zvector-e6-1	0-VLIP (Zv	ector E6 VI	RI - h)				18 Jun 2024 18: 57: 53 Page 10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				341 342 343	****** * *****			**************************************
00000488	00020001 80000000			345	<b>E0JPSW</b>	DC	OD' O' , X' 000200	018000000', AD(0)
00000498	B2B2 8288		00000488	347	ЕОЈ	LPSWE	E0JPSW	Normal completion
000004A0	00020001 80000000			349	<b>FAI LPSW</b>	DC	<b>OD' O'</b> , <b>X' OOO2OO</b>	018000000', AD(X'BAD')
000004B0	B2B2 82A0		000004A0	351	FAI LTEST	LPSWE	FAILPSW	Abnormal termination
				353 354 355	**************			**************************************
				000				
000004B4 000004B8	00000000 00000000			357 358	CTLRO	DS DS	F F	CRO
000004BC 000004BC	00000002			360 361		LTORG	, =F' 2'	Literals pool
000004C0 000004C4 000004C8	000013E4 00000001 0000			362 363 364			=A(E6TESTS) =F' 1' =H' 0'	
000004CA	005F			365 366 367	*	some o	=AL2(L' MSGMSG) constants	
		00000400 00001000	00000001 00000001	368 369		EQU EQU	1024 (4*K)	One KB Size of one page
		00010000 00100000		371 372 373	K64	EQU EQU	(64*K) (K*K)	64 KB 1 MB
		AABBCCDD 000000DD	00000001 00000001	374	REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)

ASMA Ver.	0. 7. 0 zvector-e6-1	0-VLIP (Zv	ector E6 V	RI - h)			18 Jun 2024 18: 57: 53 Page 16
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				528 ******	*****	*******	**********
				529 * 520 ******	<b>E6 VR</b>	I_H tests *******	*********
		00000000	0000141F	<b>531 ZVE6TST</b>	<b>CSECT</b>	,	
00001120				532	DS	0F	
				534	PRI NT	DATA	
				<b>535</b> *			CAD TIMEDIATE DECIMAL
				536 * 537 *			LOAD IMMEDIATE DECIMAL
				538 * 539 *		instr, i2, i3 followed by	
				<b>540</b> *		v1 - 16 byte	expected result
				541 542 *			
				543 * VLIP 544 *		CTOR LOAD IMMEDIAT	TE DECIMAL
				545 * VLIP s	simple	WIID 00100 0	÷ 0 1 5 0 5 0 1 0
00001120				546 547+	DS	OFD	i 2=x' 5656' sc=0, shamt=2
$00001120 \\ 00001120$	0000113C	00001120		548+ 549+T1	USI NG DC	*, <b>R5</b> A(X1)	base for test data and test routine address of test routine
00001124	0001			<b>550</b> +	DC	H' 1'	test number
00001126 00001127	00 02			551+ 552+	DC DC	XL1' 00' HL1' 2'	i 3
00001128 0000112A	5656 E5D3C9D7 40404040			553+ 554+	DC DC	H' 22102' CL8' VLIP'	i2 instruction name
00001134	0000010			<b>555</b> +	DC	A(16)	result length
00001138	0000114C			556+REA1 557+*	DC	A(RE1)	result address INSTRUCTION UNDER TEST ROUTINE
0000113C 0000113C	E610 5656 2049			558+X1 559+	DS VLI P	0F V1, 22102, 2	test instruction
00001142	E710 8EBO 000E		000010B0	<b>560</b> +	<b>VST</b>	V1, V10UTPUT	save
00001148 0000114C	07FB			561+ 562+RE1	BR DC	R11 OF	return
0000114C 0000114C	0000000 00000000			563+ 564	DROP DC		0000000000000565600C' V1
00001116	00000000 0565600C						11
				565 566		VLIP, 22102, 10	i 2=x' 5656' sc=1, shamt=2
00001160 00001160		00001160		567+ 568+	DS USING	OFD *. R5	base for test data and test routine
00001160	0000117C	00001100		569+T2	DC	A(X2)	address of test routine
00001164 00001166	0002 00			570+ 571+	DC DC	H' 2' XL1' 00'	test number
00001167 00001168	0A 5656			572+ 573+	DC DC	HL1' 10' H' 22102'	i3 i2
0000116A	E5D3C9D7 40404040			<b>574</b> +	DC	CL8' VLIP'	instruction name
00001174 00001178	0000010 0000118C			575+ 576+REA2	DC DC	A(16) A(RE2)	result length result address
0000117C				577+* 578+X2	DS	<b>OF</b>	INSTRUCTION UNDER TEST ROUTINE
0000117C	E610 5656 A049		00001000	<b>579</b> +	VLIP	V1, 22102, 10	test instruction
00001182 00001188	E710 8EBO 000E 07FB		000010B0	580+ 581+	VST BR	V1, V10UTPUT R11	save return

ASMA Ver.	0.7.0 zvector-e	6-10-VLIP (Zv	ector E6 V	RI - h)			18 Jun 2024 18: 57: 53 Page 18
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00001234 00001238	00000010 0000124C			635+ 636+REA5 637+*	DC DC	A(16) A(RE5)	result length result address INSTRUCTION UNDER TEST ROUTINE
0000123C 0000123C 00001242	E610 0000 8049 E710 8EB0 000E		000010B0	638+X5 639+ 640+	DS VLIP VST	0F V1, 0, 8 V1, V10UTPUT	test instruction save
00001248 0000124C 0000124C	07FB			641+ 642+RE5 643+	BR DC DROP	R11 OF R5	return
0000124C 00001254	00000000 00000000			644 645	DC		0000000000000000000D' V1
00001260 00001260		00001260		646 647+ 648+	VRI_H DS USING	VLIP, 9, 0 OFD *. R5	i 2=x' 0009' sc=0, shamt=0 base for test data and test routine
00001260 00001264 00001266	0000127C 0006 00	00001200		649+T6 650+ 651+	DC DC DC	A(X6) H' 6' XL1' 00'	address of test routine test number
00001260 00001267 00001268 0000126A	00 00 0009 E5D3C9D7 40404040	1		652+ 653+ 654+	DC DC	HL1' 0' H' 9'	i3 i2 instruction name
0000126A 00001274 00001278	00000010 0000128C	J		654+ 655+ 656+REA6 657+*	DC DC DC	CL8' VLI P' A(16) A(RE6)	instruction name result length result address INSTRUCTION UNDER TEST ROUTINE
0000127C 0000127C 00001282	E610 0009 0049		00001070	658+X6 659+	DS VLIP	0F V1, 9, 0	test instruction
00001288 0000128C	E710 8EBO 000E 07FB		000010B0	660+ 661+ 662+RE6	VST BR DC	V1, V10UTPUT R11 OF	save return
0000128C 0000128C 00001294	00000000 00000000			663+ 664	DROP DC	R5 XL16' 0000000000	0000000000000000000000000°. V1
000012A0				665 666 667+	DS	VLIP, 9, 1 OFD	i 2=x' 0009' sc=0, shamt=1
000012A0 000012A0 000012A4	000012BC 0007	000012A0		668+ 669+T7 670+	USI NG DC DC	A(X7) H' 7'	base for test data and test routine address of test routine test number
000012A6 000012A7 000012A8	00 01 0009			671+ 672+ 673+	DC DC DC	XL1' 00' HL1' 1' H' 9'	i 3 i 2
000012AA 000012B4 000012B8	E5D3C9D7 40404040 00000010 000012CC	)		674+ 675+ 676+REA7	DC DC DC	CL8' VLI P' A(16) A(RE7)	instruction name result length result address
000012BC 000012BC	E610 0009 1049			677+* 678+X7 679+		0F V1, 9, 1	INSTRUCTION UNDER TEST ROUTINE test instruction
000012C2 000012C8 000012CC	E710 8EB0 000E 07FB		000010B0	680+ 681+ 682+RE7	VST BR DC	V1, V10UTPUT R11 OF	save return
000012CC 000012CC 000012D4	00000000 00000000 00000000 0000090			683+ 684	DROP DC	<b>R5</b>	00000000000000000000000000000000000000
000012E0				685 686 687+	VRI_H DS	VLIP, 4660, 0 OFD	i 2=x' 1234' sc=0, shamt=0

ADDR1

ADDR2

**STM** 

**OBJECT CODE** 

LOC

000012E0		000012E0		688+	USING	*, <b>R</b> 5	base for test data and test routine
000012E0	000012FC			689+T8	DC	A(X8)	address of test routine
000012E4	0008			690+	DC	H' 8'	test number
	00			691+	DC	XL1' 00'	cese number
000012E6							10
000012E7	00			<b>692</b> +	DC	HL1' 0'	i3
000012E8	1234			693+	DC	H' 4660'	i 2
000012EA	E5D3C9D7 40404040			<b>694</b> +	DC	CL8' VLIP'	instruction name
000012F4	00000010			695+	DC	A(16)	result length
000012F8	0000130C			696+REA8	DC	A(RE8)	result address
				697+*			INSTRUCTION UNDER TEST ROUTINE
000012FC				698+X8	DS	<b>OF</b>	
000012FC	E610 1234 0049			699+	VLIP	V1, 4660, 0	test instruction
00001302	E710 8EBO 000E		000010B0	700+	VST	V1, V10UTPUT	save
			ооооторо				
00001308	07FB			701+	BR	R11	return
0000130C				702+RE8	DC	<b>OF</b>	
0000130C				703+	DROP	<b>R5</b>	
0000130C	0000000 00000000			704	DC	XL16' 0000000000000	000000000000001234C' V1
00001314	00000000 0001234C						, ,
00001314	0000000 00012340			705			
				705	T/DT T	WIID 4000 4	10 110041 0 1 1 1
				706		VLIP, 4660, 1	i 2=x' 1234' sc=0, shamt=1
00001320				<b>707</b> +	DS	OFD	
00001320		00001320		708+	<b>USING</b>	*. <b>R</b> 5	base for test data and test routine
00001320	0000133C			709+T9	DC	A(X9)	address of test routine
00001324	0009			710+	DC	H' 9'	test number
							test number
00001326	00			711+	DC	XL1' 00'	• •
00001327	01			712+	DC	HL1' 1'	i3
00001328	1234			713+	DC	H' 4660'	i 2
0000132A	E5D3C9D7 40404040			714+	DC	CL8' VLIP'	instruction name
00001334	0000010			715+	DC	A(16)	result length
00001338	0000134C			716+REA9	DC	A(RE9)	result address
00001330	00001340			710+ <b>REA</b> 3	ьс	A(RES)	INSTRUCTION UNDER TEST ROUTINE
00001000					D.C.	O.F.	INSTRUCTION UNDER TEST ROUTINE
0000133C				718+X9	DS	0F	
0000133C	E610 1234 1049			719+	<b>VLI P</b>	V1, 4660, 1	test instruction
00001342	E710 8EBO 000E		000010B0	<b>720</b> +	VST	V1, V10UTPUT	save
00001348	07FB			<b>721</b> +	BR	R11	return
0000134C				722+RE9	DC	0F	
0000131C				723+	DROP	R5	
	00000000 00000000						000000000000010040Cl V1
	00000000 00000000			724	DC	AL16 0000000000000	000000000000012340C' V1
00001354	00000000 0012340C						
				725			
				726	VRI H	VLIP, 4660, 2	i 2=x' 1234' sc=0, shamt=2
00001360				727+	DS _	OFD	
00001360		00001360		728+	USING		base for test data and test routine
	00001270	00001000		729+T10			
00001360	0000137C				DC	A(X10)	address of test routine
00001364	000A			730+	DC	H' 10'	test number
00001366	00			731+	DC	XL1' 00'	
00001367	02			732+	DC	HL1' 2'	i3
00001368	1234			733+	DC	Н' 4660'	i 2
0000136A	E5D3C9D7 40404040			734+	DC	CL8' VLIP'	instruction name
				735+			
00001374	00000010				DC	A(16)	result length
00001378	0000138C			736+REA10	DC	A(RE10)	result address
				737+*			INSTRUCTION UNDER TEST ROUTINE
0000137C				738+X10	DS	<b>0F</b>	
0000137C	E610 1234 2049			739+		V1, 4660, 2	test instruction
00001376	E710 8EBO 000E		000010B0	<b>740</b> +	VST	V1, 4000, 2 V1, V10UTPUT	save
			00001000				
00001388	07FB			741+	BR	R11	return

DC

F' 0'

791

0000141C 00000000

SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	DEEE	RENCE	<b>'</b> C												Page	23
	TIPE		LENGIN	DEFN																
EGI N	I	00000200	2	149	114	145	146	147												
CFOUND	X	0000109C	1	420																
CPSW	<u>F</u>	00001094	4	419																
TLRO	F	000004B4	4	357	159	160	161	162												
ECNUM	C	00001082	16	415	233	235	242	244	249	251										
6TEST	4	00000000	28	440	208															
6TESTS	F	000013E4	4	772	201	0.40	050													
DIT	X	00001056	18	410	234	243	<b>250</b>													
NDTEST	Ų	0000038A	1	271	206	074														
OJ O IDGW	Ţ	00000498	4	347	194	274														
OJPSW	D	00000488	8	345	347															
ALLCONT	Ü	0000037A	1	261	000	070														
AILED	F.	00001000	4	385	263	272														
AILMSG	Ū	00000312	1	231	221															
ALLEST	D	000004A0	8	349	351															
AI LTEST	Ī	000004B0	4	351	275	400	10-													
B0001	F F	00000288	8	178	182	183	185													
2	H	00000008	2	445	241															
3	U	0000007	1	444	248															
MAGE	1	00000000	5152	0		~~.														
	Ü	00000400	1	369	<b>370</b>	371	372													
64	U	00010000	1	371																
В	U	00100000	1	372																
SG	I _	000003D0	4	307	193	290														
SGCMD	C	0000041E	9	337	320	321														
<b>SGMSG</b>	C	00000427	95	338	314	335	312													
<b>BGMVC</b>	Ī	00000418	6	335	318															
<b>BGOK</b>	Ī	000003E6	2	316	313															
<b>SGRET</b>	I	00000406	4	331	324	327														
<b>BGSAVE</b>	F	0000040C	4	334	310	331														
EXTE6	U	000002DC	1	203	224	266														
PNAME	C	000000A	8	447	238															
AGE	U	00001000	1	370																
RT3	C	0000106C	18	413	234	235	236	<b>243</b>	<b>244</b>	<b>245</b>	<b>250</b>	<b>251</b>	<b>252</b>							
RTI 2	C	00001044	5	<b>399</b>	<b>245</b>															
RTI 3	C	00001053	2	402	252															
RTLINE	C	00001008	16	394	<b>404</b>	<b>255</b>														
RTLNG	U	000004E	1	404	<b>254</b>															
RTNAME	C	00001033	8	397	238															
RTNUM	C	00001018	3	<b>395</b>	236															
0	U	0000000	1	797	108	159	162	182	184	185	186	191	210	211	<b>254</b>	<b>262</b>	<b>263</b>	289	<b>291</b>	
					307	310	312	314	316	331										
1	U	0000001	1	798	192	219	220	255	272	273	321	335								
10	U	000000A	1	807	147	156	157													
11	U	000000B	1	808	215	216	<b>561</b>	<b>581</b>	601	<b>621</b>	641	661	<b>681</b>	<b>701</b>	<b>721</b>	<b>741</b>	761			
12	U	000000C	1	809	201	204	223	<b>265</b>												
13	U	000000D	1	810																
14	U	000000E	1	811																
15	U	000000F	1	812	256	284	294	295												
2	U	0000002	1	799	193	232	233	240	241	242	247	248	249	289	290	291	308	310	316	
					317	318	320	326	331	332										
3	U	0000003	1	800		-	-	_												
4	Ŭ	00000004	$\bar{1}$	801																
5	Ü	00000005	1	802	204	205	208	285	293	548	<b>563</b>	568	<b>583</b>	588	603	608	623	628	643	
	_	,	•		648	663	668	683	688	703	708	723	728	743	748	763				
6	U	00000006	1	803						. 50	. 50			0		. 50				



