ASMA Ver.	0. 7. 0 zvector-e6-	19-VCSPH (2	Zvector E6	VRR-j)	18 Jun 2024 18: 58: 46 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STM	
				2 3	**************************************
				4 5	
				6	
				7 8 9	
				11 12	**************************************
				13 14	* basic instruction tests *
				16 17	* convert HFP to scaled decimaal instruction.
				18 19	* Exceptions are not tested.
				20 21 22	* obvious coding errors. None of the tests are thorough. They are
				23 24	* *************************************
				25 26 27 28 29	* A cross-check test is performed if the rounding mode is zero, * and the shifted packed decimal source can be converted to a 64-bit * fixed value without overflow. The cross-check test converts the
				30 31 32	* error message will be issued if there is a difference.
				34	
				35 36	
				37 38	* * Zvector E6 instruction tests for VRR-j encoded:
				39 40	* * E67D VCSPH - VECTOR CONVERT HFP TO SCALED DECIMAL * *
				41 42 43 44	* * # This tests only the basic function of the instruction. * * # Exceptions are NOT tested. * # # This tests only the basic function of the instruction.
				45 46 47	* * * mainsize 2
				48 49 50	* sysclear * archlvl z/Arch
				51 52	* loadcore "\$(testpath)/zvector-e6-19-VCSPH.core" 0x0
				53	* diag8cmd enable # (needed for messages to Hercules console)
				54 55 56	* runtest 2 * diag8cmd disable # (reset back to default) *

ASMA Ver.	0. 7. 0 zvector- e6-	19-VCSPH (Z	vector E6	VRR-j)	18 Jun 2024 18: 58: 46 Page 2
LOC	OBJECT CODE	ADDR1	ADDR2	STM	
				57 *	*Done
				58 * 59 **	*Done ***********************************

MA Ver.	0. 7. 0 zvector- e6-	- 19- VCSPH (Zvector E6	VRR-j))		18 Jun 2024 18: 58: 46 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				61		****	****************
				62		FCHEC	Macro - Is a Facility Bit set?
				63 64		If the	e facility bit is NOT set, an message is issued and
				65	*		est is skipped.
				66	*	Eabaal	DO D1 and D0
				67 68		reneci	uses R0, R1 and R2
				69	* eg.	FCHEC	(134, 'vector-packed-decimal'
				70 71	*****	****** MACRO	******************
				72			K &BITNO, &NOTSETMSG
				73	*		&BITNO: facility bit number to check
				74 75	. *	ICIA	&NOTSETMSG: 'facility name' &FBBYTE Facility bit in Byte
				75 76			&FBBIT Facility bit in Byte
				77			v
				78 79	&L(1)	LCLA Set A	&L(8) 128, 64, 32, 16, 8, 4, 2, 1 bit positions within byte
				80			· · · · · · · · · · · · · · · · · · ·
					&FBBYTE		&BITNO/8
					&FBBIT . *		&L((&BITNO-(&FBBYTE*8))+1) 0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'
				84		MIOIL	
				85	*	В	X&SYSNDX
				86 87			Fcheck data area skip messgae
				88	SKT&SYSNI		C' Skipping tests: '
				89 90		DC DC	C&NOTSETMSG C' facility (bit &BITNO) is not installed.'
							*- SKT&SYSNDX
				92	*		facility bits
				93 94	FB&SYSND	DS v ds	FD gap 4FD
				9 5		DS	FD gap
				96		FAII +	
				97 98	X&SYSNDX	EQU * LÅ	RO, ((X&SYSNDX-FB&SYSNDX)/8)-1
				99			FB&SYSNDX get facility bits
				100 101		XGR	RO, RO
				101		I C	RO, FB&SYSNDX+&FBBYTE get fbit byte
				103		N	RO, =F' &FBBIT' is bit set?
				104 105	*	BNZ	XC&SYSNDX
				106	* facili	ty bit	not set, issue message and exit
				107	*		
				108 109		LA LA	RO, SKL&SYSNDX message length R1, SKT&SYSNDX message address
				110		BAL	R2, MSG
				111		D	
				112 113	XC&SYSND	B X FOU :	EOJ
				114		MEND	

SWA VEI.	0. 7. 0 zvector-e6-1	io-vesin (Z	vector Eo	vin-j)				18 Jun 2024 18: 58: 46 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				116	******	*****	*******	*********
				117			ore PSWs	
				118	******	*****	********	**********
		00000000	0000228F	120	ZVE6TST	START	0	
0000000		0000000		121 122		USING	ZVE6TST, RO	Low core addressability
		00000140	0000000	123	SVOLDPSW	EQU	ZVE6TST+X' 140'	z/Arch Supervisor call old PSW
0000000	0000001 0000000	00000000	000001A0	125		ORG	ZVE6TST+X' 1A0'	z/Architecure RESTART PSW
00001A0 00001A8	00000001 80000000 00000000 00000200			126 127		DC DC	X' 00000018000000' AD(BEGIN)	
00001B0		000001B0	000001D0	129		ORG	ZVE6TST+X' 1D0'	z/Architecure PROGRAM CHECK PSW
00001D0	00020001 80000000	000001B0	00000100	130		DC	X' 0002000180000000'	Z/AICHI LECUI E TROGRAM CHECK TSW
00001D8	0000000 0000DEAD			131		DC	AD(X' DEAD')	
00001E0		000001E0	00000200	133		ORG	ZVE6TST+X' 200'	Start of actual test program

va ver.	0. 7. 0 zvector- e6-	19- ACSLH (T	vector E6	vkk-j)			18 Jun 2024 18: 58: 46 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				135 136 ******	******	*****	***********
				130	1. 1. 1. 1. 1. 1. 1.	The actual "7VE	
				138 *****	*****	**************************************	6TST" program itself
				139 *			
					itectur	e Mode: z/Arch	
					ster Us		
				142 *		O	
				143 * R0		work)	
				144 * R1-4	`	work)	11 1
				145 * R5 146 * R6-1			ble - current test base
				140 * RO-1		work) irst base registe	ar .
				148 * R9		econd base regist	
				149 * R10		hird base registe	
				150 * R11	E	6TEST call return	ı
				151 * R12		6TESTS register	
				152 * R13		work)	
				153 * R14		ubroutine call	no call on work
				154 * R15 155 *	5	econdary Subrouti	He Call Of WORK
				156 ******	*****	*******	***********
000200		00000200		158	USING	BEGIN, R8	FIRST Base Register
000200		00001200		159	USING		SECOND Base Register
000200		00002200		160	USING	BEGIN+8192, R10	THIRD Base Register
00000	0790			161	DAID	DO O	Initalian PIDOT have seen at the con-
000200 000202	0580 0680			162 BEGIN 163	BALR	R8, 0	Initalize FIRST base register Initalize FIRST base register
000202	0680			164		R8, 0	Initalize FIRST base register
300201				165	2011	10, 0	initializa ilisi susa logistal
000206	4190 8800		00000800	166	LA	R9, 2048(, R8)	Initalize SECOND base register
00020A	4190 9800		00000800	167	LA	R9, 2048(, R9)	Initalize SECOND base register
00000	4440 0000		0000000	168	T A	D10 0040(D0)	T 1. MITTED 1
00020E	41A0 9800		00000800	169	LA	R10, 2048(, R9)	Initalize THIRD base register
000212	41A0 A800		00000800	170 171	LA	R10, 2048(, R10)	Initalize THIRD base register
000216	B600 83CC		000005CC	172	STCTL	RO, RO, CTLRO	Store CRO to enable AFP
00021A	9604 83CD		000005CD	173	OI	CTLR0+1, X' 04'	Turn on AFP bit
00021E	9602 83CD		000005CD	174	0I	CTLR0+1, X' 02'	Turn on Vector bit
000222	B700 83CC		000005CC	175	LCTL	RO, RO, CTLRO	Reload updated CRO
				176	de ale ale ale ele ele d	ale	
				_ : :			**************************************
				178 * 18 Vec	::::::::::::::::::::::::::::::::::::::	****************	ncement facility 2 installed (bit 192) ************************************
				180	. ,		
				181	FCHEC	K 192. 'vector-pac	ked-decimal-enhancement facility 2'
000226	47F0 80C8		000002C8	182+	В	X0001	
				183+*			Fcheck data area
	10.10.10.10.10.10.10.10.10			184+*	D ~		ski p messgae
00022A	40404040 40404040			185+SKT0001	DC		ping tests: '
000244	A58583A3 96996097			186+	DC		decimal-enhancement facility 2'
000270	40868183 899389A3	000006В	0000001	187+ 188+SKL0001	DC		192) is not installed.'
		OOOOOOB	0000001	189+*	EQU	*-SKT0001	facility bits
000298	00000000 00000000			190+	DS	FD	gap
. 50200				2001	20		9°r

В

NEXTE6

239

000002F4

0000032A 47F0 80F4

		r- e6- 19- VCSPH (7		0				18 Jun 2024 18: 58: 46 Page 8
LOC	OBJECT COD	E ADDR1	ADDR2	STM				
								es, cross check result
				243 244	* if rou	ndi ng	mode = 0 and c	convertion to 64-bit does not overflow
				245	*	R15 -	RETURN	
				246 247 248		v1, v2	, v3 have resul	t, source, scale
	D	0000032E	0000001	249	XCHECK	EQU	*	
000032E 0000332	B982 0011 4310 5008		00000008	250 251		XGR I C	R1, R1 R1, SCALE	Only Xcheck when shift=0 get scale
0000336	1211			252		LTR	R1, R1	
0000338	477F 0000		00000000	253 254	*	BNZ	0(R15)	a scale/shit, so exit
				255 256	*	conve	rt source exte	ended float to fixed (RO)
000033C	E720 8210 000	E	00000410	257			V2, XCV2	copy source
0000342 0000346	6840 8210 6860 8218		00000410 00000418	258 259 260		LD LD	FPR4, XCV2 FPR6, XCV2+8	load extended HFP
000034A	B982 0011		0000000	261		XGR	R1, R1	Is Rounding Mode = 0?
000034E 0000352	4310 5007 A517 0001		0000007	262 263		IC NILL	R1, M4 r1. 1	get M4 RM: bit 3
0000356	1211		0000000	264		LTR	R1, R1	
0000358	4770 8166		00000366	265 266	*	BNE	XCR01	no rounding (to 0)
000035C	B3CA 0004			267			RO, O, FPR4	
0000360 0000362	071F 47F0 816C		0000036C	268 269		BCR B	1, 15 XCR02	cc=3: overflow: ignore and return
0000366				270 271	* XCRO1	DS	ОН	Round to nearest with ties away from 0
0000366	B3CA 1004			272		CGXR	RO, 1, FPR4	
000036A	071F			273 274		BCR	1, 15	cc=3: overflow: ignore and return
				275	*	resul	t to fixed (R1	1)
000036C				276 277	* XCRO2	DS	ОН	
000036C	E611 0018 005	2		278	ACRO	VCVBG	R1, V1, 1, 8	
0000372	071F			279 280	*	BCR	1, 15	cc=3: overflow: ignore and return
				281	*	val ue	s match?	
0000374	B9E9 1020			282 283	*	SGRK	R2, R0, R1	check difference
	478F 0000		00000000	284		BZ	0(R15)	0k, exit
				285 286 287	* xcheck	faile	d message	
000037C	4820 5004		00000004	288		LH	R2, TNUM	get test number and convert
0000380 0000384	4E20 8ED3 D211 8EBD 8EA	7 000010BD	000010D3 000010A7	289 290		CVD MVC	R2, DECNUM PRT3, EDIT	
000038A 0000390	DE11 8EBD 8ED D202 8E61 8EC	3 000010BD	000010D3 000010CA	291 292		ED MVC	PRT3, DECNUM XCPTNUM(3), PR	RT3+13 fill in message with test #
0000396	D207 8E83 501		00000010	293 294		MVC	XCPNAME, OPNAM	C
		00001003	0000010	295				G
)00039C	B982 0022			296		XGR	R2, R2	get m4 as U8

ASMA Ver.	0. 7. 0 zvector-e	6-19-VCSPH (Z	vector E6	VRR-j)				18 Jun 2024 18: 58: 46 Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
					*****	*****	******	***********	
							s expected:		
				327				number, instruction under test	
					*		and instruction n	n4	
				0~0	*****	*****	******	**********	
		00000428	00000001			EQU	*		
00000428	4820 5004		00000004	331		LH	R2, TNUM	get test number and convert	
0000042C	4E20 8ED3	00001000	000010D3	332			R2, DECNUM		
00000430 00000436	D211 8EBD 8EA7 DE11 8EBD 8ED3	000010BD 000010BD	000010A7 000010D3	333 334			PRT3, EDIT PRT3, DECNUM		
00000436 0000043C	D202 8E15 8ECA	00001015	000010D3	33 4 335			PRTNUM(3), PRT3+13	fill in message with test #	
00000100	DECE GETO GEGIT	00001010	000010011	336	1	WIV C	1 KINONE (3), 1 KIO 1 IO	illi in message with test "	
00000442	D207 8E30 5010	00001030	00000010	337	I	MVC	PRTNAME, OPNAME	fill in message with instruction	
				338			,	8	
00000448	B982 0022			339			R2, R2		
0000044C	4320 5007		00000007	340		IC	R2, M4	get m4 and convert	
00000450	4E20 8ED3	00001000	000010D3	341			R2, DECNUM		
00000454 0000045A	D211 8EBD 8EA7 DE11 8EBD 8ED3	000010BD 000010BD	000010A7 000010D3	342 343		MVC ED	PRT3, EDIT PRT3, DECNUM		
0000043A 00000460	D201 8E41 8ECB	00001080	000010D3	343 344		MVC	PRTM4(2), PRT3+14	fill in message with m4 field	
00000400	DEGI GLAI GLED	00001041	OOOOTOCD	345			1 KINH (2), 1 KIO+14	1111 In message with ma field	
00000466	B982 0022			346		XGR	R2, R2		
0000046A	4320 5008		00000008	347			R2, SCALE	get scale and convert	
0000046E	4E20 8ED3		000010D3	348			R2, DECNUM	- C	
00000472	D211 8EBD 8EA7	000010BD	000010A7	349			PRT3, EDIT		
00000478	DE11 8EBD 8ED3	000010BD	000010D3	350		ED	PRT3, DECNUM	10 C11 1 1 1	
0000047E	D202 8E50 8ECA	00001050	000010CA	351 352	Г	MVC	PRTSCALE(3), PRT3+	fill in message with scale	
00000484	4100 004C		000004C	352 353	1	LA	RO, PRTLNG	message length	
00000488	4110 8E08		00001008	354			R1, PRTLINE	messagfe address	
0000048C	45F0 82AE		000004AE	355			R15, RPTERROR	azssagre address	
				357	*****	*****	******	**********	
						e afte	er a failed test		
					*****	*****	*******	**********	
00000400	7000 CODG	00000490	00000001		FAILCONT J		*		
00000490	5800 83DC		000005DC	361			RO, =F' 1'	set failed test indicator	
00000494	5000 8E00		00001000	362 363	2	ST	RO, FAI LED		
00000498	41C0 C004		0000004	364	1	LA	R12, 4(0, R12)	next test address	
	47F0 80F4		00000054 000002F4	365		B	NEXTE6	next test dudi ess	
				367	*****	*****	<***************	***********	
				• • • •					
				369	*****	*****	***************	<i>*</i> ***********************************	
		000004A0	0000001	370	ENDTEST 1	EQU	*		
000004A0	5810 8E00		00001000	371			R1, FAILED	did a test fail?	
000004A4			00000775	372			R1, R1	N	
	4780 83B0		000005B0	373			EALLTECT	No, exit	
000004AA	47F0 83C8		000005C8	$\begin{array}{c} 374 \\ 375 \end{array}$		В	FAILTEST	Yes, exit with BAD PSW	
				373					

ASMA Ver.	0. 7. 0 zvector- e6- 1	9-VCSPH (Zv	vector E6	VRR-j)			18 Jun 2024 18: 58: 46 Page 12
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				401 ******* 402 * 403 * 404 ******		R2 = return address	**************************************
000004E8 000004EC	4900 83E0 07D2		000005E0	406 MSG 407	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
000004EE	9002 8324		00000524	409	STM	RO, R2, MSGSAVE	Save registers
000004F2 000004F6 000004FA	4900 83E2 47D0 82FE 4100 005F		000005E2 000004FE 0000005F	411 412 413	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
000004FE 00000500 00000502	1820 0620 4420 8330		00000530	415 MSGOK 416 417	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
	4120 200A 4110 8336		0000000A 00000536	419 420	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
0000050E 00000512	83120008 4780 831E		0000051E	422 423	DC BZ	X' 83', X' 12', X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
00000516 00000518	1222 4780 831E		0000051E	424 425 426 427	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
0000051C	0000			428	DC	Н' О'	CRASH for debugging purposes
0000051E 00000522	9802 8324 07F2		00000524	430 MSGRET 431	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
00000524 00000530	00000000 00000000 D200 833F 1000	0000053F	00000000	433 MSGSAVE 434 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
	D4E2C7D5 D6C8405C 40404040 40404040			436 MSGCMD 437 MSGMSG 438	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector-e6-1	9-VCSPH (Z	vector E6	VRR-j)				18 Jun 2024 18: 58: 46 Page	13
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
				440 * 441 * 442 *	******** : :*****	****** Normal *****		**************************************	
000005A0	00020001 80000000			444 E	EOJPSW	DC	OD' O' , X' 000200	018000000', AD(0)	
000005B0	B2B2 83A0		000005A0	446 E	EOJ	LPSWE	E0JPSW	Normal completion	
000005B8	00020001 80000000			448 F	FAILPSW	DC	OD' O' , X' 000200	0180000000', AD(X'BAD')	
	B2B2 83B8		000005B8				FAILPSW	Abnormal termination	
				452 *	:*****	*****	*****	***********	
				453 * 454 *	•		g Storage *******		
000005CC	00000000			456 C	TI RO	DS	F	CRO	
000005D0				457	LIVO		F		
000005D4 000005D4	00000080			459 460 461		LTORG	=F' 128'	Literals pool	
000005E0	0000			462 463 464 465			=A(E6TESTS) =F' 1' =H' 0' =AL2(L' MSGMSG)		
				466 467 * 468			constants		
		00000400 00001000 00010000	00000001 00000001 00000001	469 K 470 P 471 K	PAGE	EQU EQU EQU	1024 (4*K) (64*K)	One KB Size of one page 64 KB	
		00100000	00000001	472 M 473		EQU	(K*K)	1 MB	
		AABBCCDD 000000DD	00000001 00000001	474 R	REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

ASMA Ver.	0. 7. 0 zvector-e6-1	9-VCSPH (Z	vector E6	VRR-j)				18 Jun 2024 18: 58: 46 Page	16
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
				544	*	E6TES	Γ DSECT	**************************************	
00000000 00000004 00000006 00000007 00000008 0000000C 00000010 00000018	00000000 0000 00 00 00 00 00000000 40404040 40404040			548 549 550 551 552 553 554 555	SCALE V2ADDR OPNAME RELEN READDR	DSECT DC	A(0) H'00' X'00' HL1'00' HL1'00' A(0) CL8'' A(0) A(0)	pointer to test Test Number m4 used scale used address of v2: 16-byte packed decimal E6 name result length expected result address shere (from VRR-j macro)	
00001144		00000000	0000228F		ZVE6TST	CSECT DS			
				564 565 566 568	* Ma(******	***** cros t o *****	**************** o help build te ********	**************************************	
				570 571 572 573 574 575	* * * *	MACRO VRR_J	&INST, &M4, &SCA		
				577 578 579 580 581	&TNUM T&TNUM	DS USING DC	&TNUM+1 OFD *, R5 A(X&TNUM)	base for test data and test routine address of test routine	
					V3_&TNUM V2_&TNUM		H' &TNUM X' 00' HL1' &M4' HL1' &SCALE' A(RE&TNUM+16) CL8' &INST' A(16) A(RE&TNUM)	m4 scale address of v2: 16-byte packed decimal instruction name result length address of expected result	
				590 591		DS VL	OF V1, V1FUDGE	fudge V1	

ASMA Ver.	0. 7. 0 zvector-e6-1	19-VCSPH (Z	vector E6	VRR-j)			18 Jun 2024 18: 58: 46 Page 18
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				631 ******	*****	******	************
				632 * 633 ******	E6 VR	K-j tests *******	**********
				634	PRINT		
				635 * 636 *	E67D \	VCSPH - VECTO	OR CONVERT HFP TO SCALED DECIMAL
				637 *			
				638 * 639 * VCSPH	- VE	CTOR CONVERT HE	FP TO SCALED DECIMAL
				640 *			goal (0, 21)
				642 * foll	owed by	struction, m4, y	Scare(0-31)
				643 *		followed by	own at ad magnit
				645 *		v1 - 16 byte e	expected result extended HFP
				646 * 647 * No Rou		-	
				648 *			
				649 * +0 650	VRR I	VCSPH, 0, 0	
00001148				651 +	DS	OFD	
00001148 00001148	00001168	00001148		652+ 653+T1	USI NG DC	*, R5 A(X1)	base for test data and test routine address of test routine
0000114C	0001			654+	DC	H' 1'	test number
				655+ 656+	DC DC	X' 00' HL1' 0'	m4
00001150	00			657+V3_1	DC	HL1' 0'	scal e
	00001198 E5C3E2D7 C8404040			658+V2_1 659+	DC DC	A(RE1+16) CL8' VCSPH'	address of v2: 16-byte packed decimal instruction name
				660+ 661+	DC DC	A(16) A(RE1)	result length address of expected result
	00001188			662+*			address of expected result
00001168 00001168	E710 8F14 0006		00001114	663+X1 664+	DS VL	OF V1, V1FUDGE	fudge V1
0000116E	E320 500C 0014		00001154	665+	LGF	R2, V2_1	get v2
	E722 0000 0006 E730 5008 7000		00000000 00001150	666+ 667+	VL VLER	V2, 0(R2) V3, V3_1, 7	get v3 scale
00001180	E612 3000 007D		00001100	668+	VCSPH	V1, V2, V3, 0	test instruction
00001186 00001188	07FB			669+ 670+RE1	BR DS	R11 OF	return expected 16 byte result
00001188	0000000 0000000			671 +	DROP	R5	· · · · · · · · · · · · · · · · · · ·
	00000000 00000000 0000000 0000000C			672	DC	XL16 UUUUUUUU	00000000000000000000C'
	00000000 00000000 0000000 00000000			673	DC	XL16' 000000000	000000000000000000000000000000000000000
JUUU11AU				674 675 * +1			
000011A8				676 677+	VRR_J DS	VCSPH, 0, 0 OFD	
000011A8		000011A8		678+	USING	*, R 5	base for test data and test routine
000011A8 000011AC	000011C8 0002			679+T2 680+	DC DC	A(X2) H' 2'	address of test routine test number
000011AE	00			681 +	DC	X' 00'	
	00 00			682+ 683+V3_2	DC DC	HL1' 0' HL1' 0'	m4 scale
	000011F8			684+V2_2	DC	A(RE2+16)	address of v2: 16-byte packed decimal

LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0011B8	E5C3E2D7 C84040	40		685 +	DC	CL8' VCSPH'	instruction name
011C0	0000010			686 +	DC	A(16)	result length
011C4	000011E8			687 +	DC	A(RE2)	address of expected result
				688 +*		` ,	1
011C8				689+X2	DS	0F	
011C8	E710 8F14 0006		00001114	690 +	VL	V1, V1FUDGE	fudge V1
	E320 500C 0014		000011B4	691 +	LGF	R2, V2 2	get v2
	E722 0000 0006		00000000	692+	VL	$V2, 0(\overline{R}2)$	6 · · · · · · · · · · · · · · · · · · ·
	E730 5008 7000		000011B0	693+	VLEB	V3, V3_2, 7	get v3 scale
	E612 3000 007D			694 +		V1, V2, V3, 0	test instruction
	07FB			695 +	BR	R11	return
0011E8				696+RE2	DS	0F	expected 16 byte result
0011E8				697 +	DROP	R5	r
	0000000 000000	00		698	DC		0000000000000000000001C'
	00000000 000000				_		
	41100000 000000			699	DC	XL16' 4110000	0000000033000000000000000000
	33000000 000000						
				700			
				701 * -1			
				702	VRR .I	VCSPH, 0, 0	
001208				703+	DS	OFD	
01208		00001208		704+	USING		base for test data and test routine
	00001228	00001200		705+T3	DC	A(X3)	address of test routine
	0003			706+	DC	H' 3'	test number
	00			707+	DC	X' 00'	
	00			708+	DC	HL1' 0'	m4
	00			709+V3_3	DC	HL1' 0'	scal e
	00001258			710+V2_3	DC	A(RE3+16)	address of v2: 16-byte packed decimal
	E5C3E2D7 C84040	40		711+	DC	CL8' VCSPH'	instruction name
	00000010			712+	DC	A(16)	result length
	00001248			713+	DC	A(RE3)	address of expected result
				714+*		()	
001228				715+X3	DS	0F	
	E710 8F14 0006		00001114	716+	VL	V1, V1FUDGE	fudge V1
	E320 500C 0014		00001214	717+	ĹĠF	R2, V2_3	get v2
	E722 0000 0006		00000000	718+	VL	V2, O(R2)	900 12
	E730 5008 7000		00001210	719+		V3, V3_3, 7	get v3 scale
	E612 3000 007D			720 +	VCSPH	V1, V2, V3, 0	test instruction
	07FB			721+	BR	R11	return
01248	- · 			722+RE3	DS	0F	expected 16 byte result
01248				723+	DROP	R5	
	0000000 000000	00		724	DC		0000000000000000000001D'
	00000000 000000				20		
	C1100000 000000			725	DC	XL16' C110000	00000000B30000000000000'
	B3000000 0000000				20		
	3111300 300000			726			
					00000000	00001	
				728		VCSPH, 0, 0	
01268				729+	DS	OFD	
01268		00001268		730+	USING		base for test data and test routine
	00001288	00001200		731+T4	DC	A(X4)	address of test routine
	0004			732+	DC	H' 4'	test number
	0004			733+	DC	X' 00'	COSC MAINSON
)() ZKF	~ ·						A
	00			734+	1)(;	HI.I ()	m4
00126F	00 00			734+ 735+V3_4	DC DC	HL1'0' HL1'0'	m4 scale

ASMA Ver.	0. 7. 0 zvector-e6-1	19-VCSPH (Z	vector E6	VRR-j)			18 Jun 2024 18: 58: 46 Page 20
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00001278	E5C3E2D7 C8404040			737+	DC	CL8' VCSPH'	instruction name
00001280	0000010			738+	DC	A(16)	result length
00001284	000012A8			739+ 740+*	DC	A(RE4)	address of expected result
00001288				741+X4	DS	0F	
00001288	E710 8F14 0006		00001114	742+	VL	V1, V1FUDGE	fudge V1
0000128E	E320 500C 0014		00001274	743+	LGF	R2, V2_4	get v2
00001294	E722 0000 0006		00000000	744+	VL	$V2, O(\overline{R}2)$	6 · · · · ·
0000129A	E730 5008 7000		00001270	745+	VLEB	V3, V3_4, 7	get v3 scale
000012A0	E612 3000 007D			746 +		V1, V2, V3, 0	test instruction
000012A6	07FB			747+	BR	R11	return
000012A8	0.11			748+RE4	DS	0F	expected 16 byte result
000012A8				749+	DROP	R5	on-possess to all to all to
000012A8	0000000 00000009			750	DC		00000000900000000000001C'
000012H0	00000000 0000001C			700	20	ALIO OCCOOCO	
000012B8 000012C0	4E1FF973 CAFA8001 4000000 00000000			751	DC	XL16' 4E1FF97	'3CAFA800140000000000000000'
				752			
				753			
					3720368	54775808	
				755		VCSPH, 0, 0	
000012C8				756 +	DS	OFD .	
000012C8		000012C8		757+	USING		base for test data and test routine
000012C8	000012E8	00001220		758+T5	DC	A(X5)	address of test routine
00012CC	0005			759+	DC	H' 5'	test number
00012CE	00			760+	DC	X' 00'	
000012CF	00			761+	DC	HL1' 0'	m4
000012D0	00			762+V3_5	DC	HL1' 0'	scal e
000012D4	00001318			763+V2_5	DC	A(RE5+16)	address of v2: 16-byte packed decimal
000012D8	E5C3E2D7 C8404040			764+	DC	CL8' VCSPH'	instruction name
000012E0	00000010			765+	DC	A(16)	result length
000012E4	00001308			766+	DC	A(RE5)	address of expected result
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				767+*		11(1110)	
000012E8				768+X5	DS	0F	
000012E8	E710 8F14 0006		00001114	769+	VL	V1, V1FUDGE	fudge V1
000012EE	E320 500C 0014		000012D4	770+	LGF	R2, V2 5	get v2
000012F4	E722 0000 0006		00000000	771+	VL	$V2, 0(\overline{R}2)$	6 · · · ·
000012FA	E730 5008 7000		000012D0	772+	VLEB	V3, V3_5, 7	get v3 scale
00001300	E612 3000 007D			773+		V1, V2, V3, 0	test instruction
00001306	07FB			774+	BR	R11	return
00001308				775+RE5	DS	0F	expected 16 byte result
00001308				776+	DROP	R5	T T T T T T T T T T T T T T T T T T T
00001308	00000000 00009223			777	DC		000009223372036854775808D'
00001310	37203685 4775808D						
00001318	D0800000 00000000			778	DC	XL16' D080000	00000000C2000000000000'
00001320	C2000000 00000000			779			
				780			
						54775807 VCSPH, 0, 0	
00001328				783+	DS DS	OFD	
00001328		00001328		784 +	USING		base for test data and test routine
00001328	00001348	00001020		785+T6	DC	A(X6)	address of test routine
0000132C	0006			786+	DC	H' 6'	test number
0000132E	00			787+	DC	X' 00'	
0000132F	00			788+	DC	HL1'0'	m4

840 +

000013EE

00

X' 00'

DC

DC

A(X10)

H' 10'

X' 00'

address of test routine

test number

890+T10

891+

892 +

000014A8

000014AC

000014AE

000014C8

000A

USING *, R5

base for test data and test routine

00001568

944 +

OFD

996 +

ASMA Ver.	0. 7. 0 zvector- e6-	19-VCSPH (Z	vector E6	VRR-j)			18 Jun 2024 18: 58: 46 Page 25
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00001628		00001628		997+	USING		base for test data and test routine
00001628	00001648			998+T14	DC	A(X14)	address of test routine
0000162C	000E			999+	DC	H' 14'	test number
0000162E	00			1000+	DC	X' 00'	
0000162F	00			1001+	DC	HL1' 0'	m4 _
00001630	02			1002+V3_14	DC	HL1'2'	scale
00001634	00001678			1003+V2_14	DC	A(RE14+16)	address of v2: 16-byte packed decimal
00001638	E5C3E2D7 C8404040			1004+	DC	CL8' VCSPH'	instruction name
00001640	00000010			1005+	DC	A(16)	result length
00001644	00001668			1006+	DC	A(RE14)	address of expected result
00001010				1007+*	D.C.	0.77	
00001648	T740 0T44 0000		00004444	1008+X14	DS	OF	0 1 1/4
00001648	E710 8F14 0006		00001114	1009+	VL	V1, V1FUDGE	fudge V1
0000164E	E320 500C 0014		00001634	1010+	LGF	R2, V2_14	get v2
00001654	E722 0000 0006		0000000	1011+	VL	V2, 0(R2)	
0000165A	E730 5008 7000		00001630	1012+	VLEB	V3, V3_14, 7	get v3 scale
00001660	E612 3000 007D			1013+		V1, V2, V3, 0	test instruction
00001666	07FB			1014+	BR	R11	return
00001668				1015+RE14	DS	OF DE	expected 16 byte result
00001668	00000000 00000000			1016+	DROP	R5	000000000000000000000000000000000000000
00001668	00000000 00000900			1017	DC	YF10, 00000000	000009000000000000100C'
00001670	00000000 0000100C			1010	DC	VI 16! AE1EE079	CATA 9001 4000000000000000
00001678	4E1FF973 CAFA8001			1018	DC	ALIO 4EIFF9/3	CAFA8001400000000000000000'
00001680	4000000 00000000			1019			
				1019			
					2720368	54775808	
				1021 - 32233		VCSPH, 0, 2	
00001688				1023+	DS	OFD	
00001688		00001688		1024+	USING		base for test data and test routine
00001688	000016A8	00001000		1025+T15	DC	A(X15)	address of test routine
0000168C	000F			1026+	DC	H' 15'	test number
0000168E	00			1027+	DC	X' 00'	cese number
0000168F	00			1028+	DC	HL1'0'	m4
00001690	02			1029+V3 15	DC	HL1' 2'	scal e
00001694	000016D8			1030+V2_15	DC	A(RE15+16)	address of v2: 16-byte packed decimal
00001698	E5C3E2D7 C8404040			1031+	DC	CL8' VCSPH'	instruction name
000016A0	00000010			1032+	DC	A(16)	result length
000016A4	000016C8			1033+	DC	A(RE15)	address of expected result
				1034+*		, ,	
000016A8				1035+X15	DS	0F	
000016A8	E710 8F14 0006		00001114	1036+	VL	V1, V1FUDGE	fudge V1
000016AE	E320 500C 0014		00001694	1037+	LGF	R2, V2_15	get v2
000016B4	E722 0000 0006		00000000	1038+	VL	V2, O(R2)	
000016BA	E730 5008 7000		00001690	1039+	VLEB	V3, V3_15, 7	get v3 scale
000016C0	E612 3000 007D			1040+	VCSPH	V1, V2, V3, 0	test instruction
000016C6	07FB			1041+	BR	R11	return
000016C8				1042+RE15	DS	0F	expected 16 byte result
000016C8				1043+	DROP	R5	
000016C8	0000000 00922337			1044	DC	XL16' 00000000	00922337203685477580800D'
000016D0	20368547 7580800D				_		
000016D8	D0800000 00000000			1045	DC	XL16' D0800000	0000000C20000000000000'
000016E0	C200000 00000000						
				1046			
				1047	~~~~		
				1048 * 92233	3720368	54775807	

0. 7. 0 zvector-eb-	IO VODIN (Z	VCCCOI LO	· J /			18 Jun 2024 18: 58: 46 Page 2
OBJECT CODE	ADDR1	ADDR2	STMT			
			1101 * +1. 25 1102			
000017C8 0012 00	000017A8		1104+ 1105+T18 1106+ 1107+	USING DC DC DC	*, R5 A(X18) H' 18' X' 00'	base for test data and test routine address of test routine test number
01 000017F8 E5C3E2D7 C8404040			1109+V3_18 1110+V2_18 1111+	DC DC DC	HL1' 1' A(RE18+16) CL8' VCSPH'	m4 scale address of v2: 16-byte packed decimal instruction name result length
000017E8			1113+ 1114+*	DC	A(RE18)	address of expected result
E710 8F14 0006 E320 500C 0014			1116+ 1117+	VL LGF	V1, V1FUDGE R2, V2_18	fudge V1 get v2
E730 5008 7000 E612 3000 007D		0000000 000017B0	1119+ 1120+	VLEB VCSPH	V3, V3_18, 7 V1, V2, V3, 0	get v3 scale test instruction return
			1122+RE18 1123+	DS DROP	0F R5	expected 16 byte result
00000000 0000012C 41140000 00000000			1125			000000033000000000000000000000000000000
3300000 0000000			1126 1127 * +1.5			
	00001808		1129+	DS _	OFD	base for test data and test routine
00001828 0013			1131+T19	DC DC	A(X19)	address of test routine
00			1132+	DC	H' 19' X' 00'	test number
00 00 01 00001858			1133+ 1134+ 1135+V3_19 1136+V2_19	DC DC DC DC	X' 00' HL1' 0' HL1' 1' A(RE19+16)	m4 scale address of v2: 16-byte packed decimal
00 00 01			1133+ 1134+ 1135+V3_19 1136+V2_19 1137+ 1138+ 1139+	DC DC DC	X' 00' HL1' 0' HL1' 1'	m4 scal e
00 00 01 00001858 E5C3E2D7 C8404040 00000010 00001848 E710 8F14 0006		00001114	1133+ 1134+ 1135+V3_19 1136+V2_19 1137+ 1138+ 1139+ 1140+* 1141+X19 1142+	DC DC DC DC DC DC DC VL	X' 00' HL1' 0' HL1' 1' A(RE19+16) CL8' VCSPH' A(16) A(RE19) OF V1, V1FUDGE	m4 scale address of v2: 16-byte packed decimal instruction name result length address of expected result
00 00 01 00001858 E5C3E2D7 C8404040 00000010 00001848 E710 8F14 0006 E320 500C 0014 E722 0000 0006 E730 5008 7000		00001114 00001814 00000000 00001810	1133+ 1134+ 1135+V3_19 1136+V2_19 1137+ 1138+ 1139+ 1140+* 1141+X19 1142+ 1143+ 1144+ 1144+ 1145+	DC DC DC DC DC DC VL LGF VL VLEB	X' 00' HL1' 0' HL1' 1' A(RE19+16) CL8' VCSPH' A(16) A(RE19) OF V1, V1FUDGE R2, V2_19 V2, O(R2) V3, V3_19, 7	m4 scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2 get v3 scale
00 00 01 00001858 E5C3E2D7 C8404040 00000010 00001848 E710 8F14 0006 E320 500C 0014 E722 0000 0006		00001814 00000000	1133+ 1134+ 1135+V3_19 1136+V2_19 1137+ 1138+ 1139+ 1140+* 1141+X19 1142+ 1143+ 1144+ 1145+ 1146+ 1147+ 1148+RE19	DC DC DC DC DC DC DC VL LGF VL VLEB VCSPH BR DS	X' 00' HL1' 0' HL1' 1' A(RE19+16) CL8' VCSPH' A(16) A(RE19) OF V1, V1FUDGE R2, V2_19 V2, O(R2) V3, V3_19, 7 V1, V2, V3, O R11 OF	m4 scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2
00 01 00001858 E5C3E2D7 C8404040 00000010 00001848 E710 8F14 0006 E320 500C 0014 E722 0000 0006 E730 5008 7000 E612 3000 007D		00001814 00000000	1133+ 1134+ 1135+V3_19 1136+V2_19 1137+ 1138+ 1139+ 1140+* 1141+X19 1142+ 1143+ 1144+ 1145+ 1146+ 1147+	DC DC DC DC DC DC DC VL LGF VL VLEB VCSPH BR DS DROP DC	X' 00' HL1' 0' HL1' 1' A(RE19+16) CL8' VCSPH' A(16) A(RE19) OF V1, V1FUDGE R2, V2_19 V2, O(R2) V3, V3_19, 7 V1, V2, V3, 0 R11 OF R5 XL16' 0000000000	m4 scale address of v2: 16-byte packed decimal instruction name result length address of expected result fudge V1 get v2 get v3 scale test instruction return
	000017C8 0012 00 01 000017F8 E5C3E2D7 C8404040 0000017F8 E710 8F14 0006 E320 500C 0014 E722 0000 0006 E730 5008 7000 E612 3000 007D 07FB 00000000 00000000 00000000 00000000 33000000 00000000	OBJECT CODE ADDR1 O00017C8 O012 O0 O1 O00017F8 E5C3E2D7 C8404040 O0000017E8 E710 8F14 0006 E320 500C 0014 E722 0000 0006 E730 5008 7000 E612 3000 007D O7FB O0000000 00000000 O0000000 00000000 33000000 00000000 33000000 00000000	OBJECT CODE ADDR1 ADDR2 O00017A8 O00017C8 O012 O0 O0 O1 O00017F8 E5C3E2D7 C8404040 O0000010 O00017E8 E710 8F14 0006 E320 500C 0014 E722 0000 0006 E730 5008 7000 E612 3000 007D O7FB O0000000 00000000 O0000000 00000000 O0000000 00000000	OBJECT CODE ADDR1 ADDR2 STMT 1101 * +1.25 1102 1103+ 1103+ 1103+ 1104+ 000017C8 1105+T18 0012 1106+ 00 1107+ 00 1109+V3_18 000017F8 1109+V3_18 E5C3E2D7 C8404040 1111+ 0000017E8 1112+ E710 8F14 0006 00001114 1116+ E320 500C 0014 000017B4 1117+ E722 0000 0006 000017B4 1117+ E722 0000 0006 000017B0 1120+ 07FB 1121+ 00000000 0000000 1124 00000000 0000000 1124 00000000 00000000 1125 33000000 00000000 1128 1127 * +1.5 1128 1129+ 1130+ 10001828 1131+T19	1101 * +1.25	OBJECT CODE ADDR1 ADDR2 STMT 1101 * +1.25 1103 +

ASMA Ver.	0. 7. 0 zvector-e6-1	19-VCSPH (Z	vector E6	VRR-j)			18 Jun 2024 18: 58: 46 Page 28
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				1153 * +1.75			
00001000				1154		VCSPH, 0, 1	
00001868 00001868		00001868		1155+ 1156+	DS USING	OFD * D 5	base for test data and test routine
00001868	00001888	00001909		1150+ 1157+T20	DC	A(X20)	address of test routine
0000186C				1157+120	DC	H' 20'	test number
0000186E				1159+	DC	X' 00'	cese manager
0000186F	00			1160+	DC	HL1' 0'	m4
00001870				1161+V3_20	DC	肚1'1'	scal e
00001874				1162+V2_20	DC	A(RE20+16)	address of v2: 16-byte packed decimal
00001878	E5C3E2D7 C8404040			1163+	DC	CL8' VCSPH'	instruction name
	00000010 000018A8			1164+ 1165+	DC DC	A(16) A(RE20)	result length address of expected result
00001004	000010A0			1166+*	ЪС	A(RE20)	address of expected result
00001888				1167+X20	DS	0F	
00001888			00001114		VL	V1, V1FUDGE	fudge V1
0000188E	E320 500C 0014		00001874			R2, V2_20	get v2
	E722 0000 0006		00000000		VL	V2, 0(R2)	
0000189A			00001870		ACCDII	V3, V3_20, 7	get v3 scale
000018A0 000018A6	E612 3000 007D 07FB			1172+ 1173+	BR	V1, V2, V3, 0 R11	test instruction return
000018A8	OTE			1173+ 1174+RE20	DS DS	OF	expected 16 byte result
000018A8				1175+	DROP		expected to byte resurt
000018A8	0000000 00000000			1176	DC		0000000000000000000017C'
	00000000 0000017C						
	411C0000 00000000			1177	DC	XL16' 411C0000	00000000330000000000000'
000018C0	33000000 00000000			1178			
				1179 *			
				1180 * ROUND	- NO SI	hi ft	
				1182 * +0	I/DD T	MOODII 4 0	
00001000				1183	VKK_J	VCSPH, 1, 0	
000018C8 000018C8		000018C8		1184+ 1185+	USI NG		base for test data and test routine
000018C8	000018E8	00001808		1186+T21	DC	A(X21)	address of test routine
000018CC	0015			1187+	DC	H' 21'	test number
000018CE	00			1188+	DC	X' 00'	
000018CF	01			1189+	DC	HL1' 1'	m4_
000018D0	00			1190+V3_21	DC	HL1'0'	scal e
000018D4	00001918			1191+V2_21	DC	A(RE21+16)	address of v2: 16-byte packed decimal
000018D8 000018E0	E5C3E2D7 C8404040 00000010			1192+ 1193+	DC DC	CL8' VCSPH' A(16)	instruction name result length
000018E0	000010			1194+	DC	A(RE21)	address of expected result
				1195+*	_ •	(and the transfer of the second
000018E8				1196+X21	DS	0F	
000018E8	E710 8F14 0006		00001114		VL	V1, V1FUDGE	fudge_V1
000018EE	E320 500C 0014			1198+	LGF	R2, V2_21	get v2
000018F4 000018FA	E722 0000 0006 E730 5008 7000		0000000 000018D0	1199+ 1200+	VL VLEB	V2, 0(R2) V3, V3_21, 7	get v3 scale
000018FA	E612 3010 007D		υσοστομο	1200+ 1201+		V3, V3_21, 7 V1, V2, V3, 1	test instruction
00001300	07FB			1202+	BR	R11	return
00001908				1203+RE21	DS	0F	expected 16 byte result
OUCTOUD							
00001908				1204+		R5	•
00001908 00001908	0000000 00000000				DROP DC		000000000000000000000C'
0001908	00000000 00000000 00000000 0000000C			1204+			•

ASMA Ver.	0.7.0 zvector-e6-1	19-VCSPH (Z	vector E6	VRR-j)			18 Jun 2024 18: 58: 46 Page 3:
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00001A88 00001A88	0000000 00009223			1311+ 1312	DROP DC	R5 XL16' 00000000	00009223372036854775808D'
00001A90 00001A98 00001AA0	37203685 4775808D D0800000 00000000 C2000000 00000000			1313	DC	XL16' D0800000	0000000C20000000000000'
				1314 1315 1316 * 92233	720368	54775807	
00001AA8		00001110		1317 1318+	DS	VCSPH, 1, 0 OFD	
00001AA8 00001AA8	00001AC8	00001AA8		1319+ 1320+T26	USING		base for test data and test routine address of test routine
00001AAC 00001AAE	00001AC8 001A 00			1320+120 1321+ 1322+	DC DC DC	A(X26) H' 26' X' 00'	test number
00001AAF	01			1323+	DC	HL1'1'	m4
00001AB0	00			1324+V3_26	DC	HL1' 0'	scal e
00001AB4	00001AF8			1325+V2_26	DC	A(RE26+16)	address of v2: 16-byte packed decimal
00001AB8	E5C3E2D7 C8404040			1326+	DC	CL8' VCSPH'	instruction name
00001AC0 00001AC4	00000010 00001AE8			1327+ 1328+	DC DC	A(16) A(RE26)	result length address of expected result
DOUTACT	OUOTALO			1329+*	ьс	A(RE&U)	address of expected result
00001AC8				1330+X26	DS	0F	
0001AC8	E710 8F14 0006		00001114	1331+	VL	V1, V1FUDGE	fudge V1
0001ACE	E320 500C 0014		00001AB4	1332+	LGF	R2, V2_26	get v2
0001AD4	E722 0000 0006		0000000	1333+	VL VLED	V2, 0(R2)	
00001ADA 00001AE0	E730 5008 7000 E612 3010 007D		00001AB0	1334+ 1335+	VLEB	V3, V3_26, 7 V1, V2, V3, 1	get v3 scale test instruction
0001AE0	07FB			1336+	BR	R11	return
00001AE8	0.12			1337+RE26	DS	0F	expected 16 byte result
0001AE8				1338+	DROP	R5	
00001AE8 00001AF0	00000000 00009223 37203685 4775807C			1339	DC	XL16' 00000000	00009223372036854775807C'
0001AF8	507FFFFF FFFFFFF 42FF0000 00000000			1340	DC	XL16' 507FFFFF	FFFFFFF42FF00000000000'
				1341			
				1342 1343 * 184467 1344		09551615 VCSPH, 1, 0	
00001B08				1345+	DS	OFD	
00001B08	00001B00	00001B08		1346+	USI NG		base for test data and test routine
00001B08 00001B0C	00001B28 001B			1347+T27 1348+	DC DC	A(X27) H' 27'	address of test routine test number
0001B0E	001B			1345+ 1349+	DC DC	и 27 X' 00'	Cest Humber
0001B0E	01			1350+	DC	HL1' 1'	m4
0001B10	00			1351+V3_27	DC	HL1' 0'	scal e
00001B14	00001B58			1352+V2_27	DC	A(RE27+16)	address of v2: 16-byte packed decimal
00001B18	E5C3E2D7 C8404040			1353+	DC	CL8' VCSPH'	instruction name
00001B20 00001B24	00000010 00001B48			1354+ 1355+ 1356+*	DC DC	A(16) A(RE27)	result length address of expected result
00001B28				1357+X27	DS	0F	
00001B28	E710 8F14 0006		00001114	1358+	VL	V1, V1FUDGE	fudge_V1
00001B2E	E320 500C 0014		00001B14		LGF	R2, V2_27	get v2
00001B34 00001B3A	E722 0000 0006 E730 5008 7000		00000000 00001B10	1360+ 1361+	VL VI FR	V2, 0(R2) V3, V3_27, 7	get v3 scale
	E612 3010 007D		OUGIDIO	1362+	VCSPH	V1. V2. V3 1	test instruction
UUU1B40	E612 3010 007D			1362+	VCSPH	V1, V2, V3, 1	test instruction

00001BD4

00000000

1413+

1414+

00001BEE

00001BF4

E320 500C 0014

E722 0000 0006

R2, V2_29

V2, O(R2)

get v2

LGF

VL

DOC ORJECT CODE ADDR1 ADDR2 STMT	ASMA Ver.	0.7.0 zvector-e6-1	9-VCSPH (Z	vector E6		18 Jun 2024 18: 58: 46 Page 33		
00001100 0010 0000100 00001000 00001000 00001000 00001000 00001000 00001000 00000000	LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001C18 9999999 9001844674073709551615C 00001C18 744073709551615C 00001C18 744073709551615C 00001C28 1422 1423 + 1.25 1424 1424 1425 142	00001C00 00001C06 00001C08	E612 3010 007D		00001BD0	1416+ 1417+ 1418+RE29	VCSPH BR DS	V1, V2, V3, 1 t R11 OF	est instruction return
00001C18		9999999 90018446						8446744073709551615C'
1422 1423 * 1.1.25 1424	00001C18	5A7E37BE 1E05A6B0			1421	DC	XL16' 5A7E37BE1E05	A6B04C816BCDBFFFFF00'
00001C28	00001C20	4C816BCD BFFFFF00			1423 * +1.25			
00001C2C 001E 1428+ DC R' 30' Oct 00001C2F 00 0000C2F 00 00000C2F 00 0000C2F 00 0	00001C28	00001649	00001C28		1425+ 1426+	DS USING	OFD *, R5	
00001C2F	00001C2C	001E			1428+	DC	Н' 30'	
00001C38	00001C2F 00001C30	01 00			1430+ 1431+V3_30	DC DC	HL1' 1' HL1' 0'	scale
00001C48	00001C38 00001C40	E5C3E2D7 C8404040 00000010			1433+ 1434+	DC DC	CL8' VCSPH' A(16)	instruction name result length
00001C4E	00001C48			00001114	1436+* 1437+X30	DS	OF	
1442	00001C4E 00001C54	E320 500C 0014 E722 0000 0006		00001C34 00000000	1439+ 1440+	LGF VL	R2, V2_30 V2, O(R2)	get v2
1445	00001C60 00001C66	E612 3010 007D			1442+ 1443+	VCSPH BR	V1, V2, V3, 1 t R11	est instruction return
1448	00001C68							-
1449 * +1.5						DC	XL16' 411400000000	00003300000000000000000
00001C88 00001C88 00001C8 1452+ USING *, R5 base for test data and test routine 00001C8C 001F 1453+T31 DC A(X31) address of test routine 00001C8E 00 1455+ DC H' 31' test number 00001C8F 01 1456+ DC HL1' 1' m4 00001C90 00 1457+V3_31 DC HL1' 0' scale 00001C94 00001C08 1458+V2_31 DC A(RE31+16) address of v2: 16-byte packed decimal 00001C8 55C3E2D7 C8404040 1459+ DC CL8' VCSPH' instruction name 00001CA 00001CA 1460+ DC A(RE31) address of expected result 00001CA 00001CA 1461+ DC A(RE31) address of expected result 00001CA 8 1463+X1 DS 0F 00001CA 8 1463+X1 DS 0F 00001CA 8 1463+X1 DS 0F 00001CA	00001099				1449 * +1.5 1450			
00001C8F 01 1456+ DC HL1' 1' m4 00001C90 00 1457+V3_31 DC HL1' 0' scal e 00001C94 00001CD8 1458+V2_31 DC A(RE31+16) address of v2: 16-byte packed decimal 00001C95 E5C3E2D7 C8404040 1459+ DC CL8' VCSPH' instruction name 00001CA0 000001CA0 DC A(16) result length 00001CA4 00001CC8 1461+ DC A(RE31) address of expected result 00001CA8 1463+X31 DS 0F 00001CA8 E710 8F14 0006 00001114 1464+ VL V1, V1FUDGE fudge V1 00001CAE E320 500C 0014 00001C94 1465+ LGF R2, V2_31 get v2	00001C88 00001C88 00001C8C	001F	00001C88		1452+ 1453+T31 1454+	USING DC DC	*, R5 A(X31) H' 31'	address of test routine
00001C98 E5C3E2D7 C8404040 1459+ DC CL8' VCSPH' instruction name 00001CA0 000001CA0 00001CA0 DC A(16) result length 00001CA4 00001CC8 1461+ DC A(RE31) address of expected result 00001CA8 1463+X31 DS 0F 00001CA8 E710 8F14 0006 0001114 1464+ VL V1, V1FUDGE fudge V1 00001CAE E320 500C 0014 00001C94 1465+ LGF R2, V2_31 get v2	00001C8F 00001C90	01 00			1456+ 1457+V3_31	DC DC	HL1' 1' HL1' 0'	scale
1462+* 00001CA8	00001C98 00001CA0	E5C3E2D7 C8404040 00000010			1459+ 1460+	DC DC	CL8' VCSPH' A(16)	instruction name result length
00001CA8 E710 8F14 0006 00001114 1464+ VL V1, V1FUDGE fudge V1 00001CAE E320 500C 0014 00001C94 1465+ LGF R2, V2_31 get v2		00001CC8			1462+*			address of expected result
	00001CA8 00001CAE	E320 500C 0014		00001C94	1464+ 1465+	VL LGF	V1, V1FUDGE R2, V2_31	

0F

DS

1518+X33

00001D68

A(RE35)

address of expected result

1569+

1570+*

00001E24

00001E48

A(16)

result length

1622 +

00000010

00001EE0

DC

A(RE39+16)

1674+V2 39

00001FD8

00001F94

scal e

address of v2: 16-byte packed decimal

DC

HL1' 1'

m4

1726 +

0000204F

USING *, R5

A(X43)

H' 43'

X' 00'

DC

DC

DC

base for test data and test routine

address of test routine

test number

00002108

00002108

0000210C

0000210E

00002128

002B

00

00002108

1775+

1777+

1778 +

1776+T43

A Ver.	0. 7. 0 zvector- e6	5- 19- VCSPH (Z	vector E6	vkk-j)		18 Jun 2024 18: 58: 46 Page	4
OC	OBJECT CODE	ADDR1	ADDR2	STMT			
				1883		******************	
				1884	* Re	gister equates ************************************	
				1885	****	· · · · · · · · · · · · · · · · · · ·	
		0000000	00000001	1887	DO FO		
		00000001	00000001	1888		U 0 U 1	
		00000002	0000001	1889	R2 EQ	$egin{array}{cccccccccccccccccccccccccccccccccccc$	
		$00000003 \\ 00000004$	$00000001 \\ 00000001$	1890 1891	R3 EQ	$egin{array}{cccccccccccccccccccccccccccccccccccc$	
		0000004	00000001	1892	R5 EQ	$J = \frac{1}{5}$	
		0000006	0000001	1893	R6 EQ	<u> 6</u>	
		00000007 00000008	00000001 00000001	1894 1895	R7 EQ	J 7	
		0000000	0000001	1896	R9 EQ	9 U 10	
		000000A	0000001	1897	R10 EQ	J 10	
		0000000B 000000C	00000001 00000001	1898 1899		U 11 U 12	
		0000000D	00000001	1900	R13 EQ R14 EQ	J 13	
		000000E	00000001	1901	R14 EQ	J 14	
		000000F	0000001	1902	R15 EQ	U 15	
				1004	***	*********************	
				1904 1905		gister equates	
				1906	*****	*******************	
		00000000	0000001	1908		$oldsymbol{0}$	
		00000001	00000001	1909	FPR1 EQ		
		00000002 00000003	00000001 00000001	1910 1911		$oxed{egin{array}{cccccccccccccccccccccccccccccccccccc$	
		0000004	0000001	1912	FPR4 EQ	f J = f 4	
		00000005 00000006	00000001 00000001	1913			
		00000007	0000001	1914 1915		$oldsymbol{J} = oldsymbol{7}$	
		00000008	0000001	1916	FPR8 EQ	8	
		00000009 0000000A	00000001 00000001	1917	FPR9 EQ FPR10 EQ	y 9 y 10	
		000000A	0000001		FPR11 EQ	Ü 11	
		000000C	0000001	1920	FPR12 EQ	$oxed{J}$ 12	
		000000D 000000E	00000001 00000001		FPR13 EQ FPR14 EQ	U 13 U 14	
		000000E	0000001		FPR15 EQ		
				1925	*****	******************	
				1926	* Re	gister equates	
				1927	*****	· · · · · · · · · · · · · · · · · · ·	
		0000000	00000001	1000	110		
		$00000000 \\ 00000001$	00000001 00000001	1929 1930		U 0 U 1	
		00000001	00000001	1931	V2 EQ		
		00000003	00000001	1932		J 3	
		0000004	00000001	1933	V4 EQ	$oldsymbol{4}$	

			•	E6 VRR		n ana											ge 4
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	INCES											
EGIN	Ī	00000200	2	162	127	158	159	160									
TLRO	F	000005CC	4	456	172	173	174	175	005	007	222	224	0.44	0.40	0.40	050	
ECNUM	C	000010D3	16	530	289	291	298	300	305	307	332	334	341	343	348	350	
STEST STEETS	4	00000000	32	547	222												
6TESTS	F	000021D0	4	1829	215	900	000	000	0.40	0.40							
DIT	X	000010A7	18	525	290	299	306	333	342	349							
NDTEST OJ	U T	000004A0 000005B0	1	370 446	220 207	373											
OJPSW	D	000005A0	4 8	444	446	3/3											
AILCONT	U	000003A0	0	360	440												
AILED	F	00001000	4	485	362	371											
AILMSG	İ	00001000	1	330	236	371											
AILPSW	Ď	00000120 000005B8	8	448	450												
AILTEST	ĩ	000005C8	4	450	374												
B0001	F	000002A0	8	191	195	196	198										
PRO	Ū	00000000	1	1908	-00												
PR1	Ŭ	00000001	ī	1909													
PR10	Ü	0000000A		1918													
PR11	U	000000B	1	1919													
PR12	U	000000C	1	1920													
PR13	U	000000D	1	1921													
PR14	U	000000E	1	1922													
PR15	U	000000F	1	1923													
PR2	U	0000002	1	1910													
PR3	U	0000003	1	1911													
PR4	U	00000004	1	1912	258	267	272										
PR5	Ü	00000005	1	1913	2.50												
PR6	U	00000006	1	1914	259												
PR7	U	00000007	1	1915													
PR8	U	80000008	1	1916													
PR9	U	00000009	0040	1917													
MAGE	I II	00000000	8848	160	470	471	479										
64	U U	00000400 00010000	1	469 471	470	471	472										
4 4	Ü	0001000	1	551	262	297	340										
B	Ü	00100007	1	472	202	231	340										
S G	Ĭ	000004E8	4	406	206	389											
BGCMD	Ċ	00000415	9	436	419	420											
BGMSG	Č	0000053F	95	437	413	434	411										
BGMVC	Ĭ	00000530	6	434	417	-01											
BGOK	$ar{\mathbf{I}}$	000004FE	2	415	412												
BGRET	I	0000051E	4	430	423	426											
BGSAVE	$ar{\mathbf{F}}$	00000524	4	433	409	430											
EXTE6	U	000002F4	1	217	239	365											
PNAME	C	0000010	8	554	294	337											
AGE	U	00001000	1	470													
RT3	C	000010BD	18	528	290	291	292	299	300	301	306	307	308	333	334	335	342
	-				343	344	349	350	351								
RTLINE	C	00001008	13	494	503	354											
RTLNG	U	0000004C	1	503	353												
RTM4	C	00001041	2	499	344												
RTNAME	C	00001030	8	497	337												
RTNUM	C	00001015	3	495	335												
RTSCALE	C	00001050	3 1	501 1887	351 121	172	175	195	197	198	199	204		225	267	272	283
0	U	00000000											224				

ASMA Ver. 0.7.0	zvector	- e6- 19- VCSPH	(Zvector	E6 VRR	:-j)								18 Jun	2024	18: 58:	46 Pa	ge	45
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
R1	U	0000001	1	1888	205 354	234 371	235 372	250 420	251 434	252	261	262	263	264	278	283	312	
R10 R11	U U	0000000A 0000000B	1 1	1897 1898	160 227	169 228	170 669	695	721	747	774	801	828	854	880	906	935	
					961 1309 1658	987 1336 1685	1014 1363 1712	1041 1390 1739	1068 1417 1766	1095 1443 1792	1121 1469 1818	1147 1495	1173 1524	1202 1551	1229 1577	1255 1604	1282 1631	
R12	U	000000C	1	1899	215	218	238	364	1700	1702	1010							
R13 R14	U U	0000000D 0000000E	1 1	1900 1901														
R15	U	000000F	1	1902	232	253	284	310	313	315	316	355	383	393	394	000	000	
R2	U	0000002	1	1889	206 340	283 341	288 346	289 347	296 348	297 388	298 389	303 390	304 407	305 409	331 415	332 416	339 417	
					419	425	430	431	665	666	691	692 876	717	718 902	743 903	744	770 932	
					771 957	797 958	798 983	824 984	825 1010	850 1011	851 1037	1038	877 1064	1065	903 1091	931 1092	932 1117	
					1118 1305	1143 1306	1144 1332	1169 1333	1170 1359	1198 1360	1199 1386	1225 1387	1226 1413	1251 1414	1252 1439	1278 1440	1279 1465	
					1303 1466	1300 1491	1332 1492	1535 1520	1521	1547	1548	1573	1413 1574	1600	1439 1601	1627	1403 1628	
					1654 1815	1655	1681	1682	1708	1709	1735	1736	1762	1763	1788	1789	1814	
R3	U	0000003	1	1890	1013													
R4	U U	00000004	1	1891	910	910	999	201	202	659	671	679	607	704	799	720	740	
R5	U	00000005	1	1892	218 757	219 776	222 784	384 803	392 811	652 830	671 837	678 856	697 863	704 882	723 889	730 908	749 918	
					937	944	963	970	989	997	1016	1024	1043	1051	1070	1078	1097	
					1104 1284	1123 1292	1130 1311	1149 1319	1156 1338	1175 1346	1185 1365	1204 1373	1212 1392	1231 1400	1238 1419	1257 1426	1265 1445	
					1452	1471	1478	1497	1507	1526	1534	1553	1560	1579	1587	1606	1614	
					1633 1801	1641 1820	1660	1668	1687	1695	1714	1722	1741	1749	1768	1775	1794	
R6	U	00000006	1	1893														
R7 R8	U U	00000007 00000008	1	1894 1895	158	162	163	164	166									
R9	U	0000009	1	1896	159	166	167	169										
RE1 RE10	F	00001188 000014E8	4	670 907	658 895	661 898												
RE11	F	00001548	4	936	924	927												
RE12 RE13	F F	000015A8 00001608	4 4	962 988	950 976	953 979												
RE14	Ē	00001668	4	1015	1003	1006												
RE15 RE16	F F	000016C8 00001728	4		1030 1057	1033 1060												
RE17	F	00001788	4	1096	1084	1087												
RE18 RE19	F E	000017E8 00001848	4	1122 1148	1110 1136	1113 1139												
RE2	F	000011E8	4	696	684	687												
RE20	F	000018A8	4		1162	1165												
RE21 RE22	r F	00001908 00001968	4		1191 1218	1194 1221												
RE23	F	000019C8	4	1256	1244	1247												
RE24 RE25	r F	00001A28 00001A88	4	1283 1310	1271 1298	1274 1301												
RE26 RE27	Ē	00001AG8 00001B48	4	1337	1325 1352	1328 1355												
	F		4															

SMA Ver. 0.7.		- e6- 19- VCSP	•		3 /	nice							18 Jun	2024	18: 58:	46 Pa	ige 4
SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	REFERI	ENCES											
29	A	00001BC8	4		1860												
[3 [30	A	00001208 00001C28	4	705 1427	1834 1861												
31	Ä	00001C20	4	1453	1862												
T 32	A	00001CE8	4	1479	1863												
[33	A	00001D48	4	1508	1864												
Γ34 Γ35	A A	00001DA8 00001E08	4 4	1535 1561	1865 1866												
Г36	A	00001E68	4	1588	1867												
Г37	A	00001EC8	4	1615	1868												
Г38	A	00001F28	4	1642	1869												
Г39 Г4	A A	00001F88 00001268	4	1669 731	1870 1835												
Γ 40	A	00001208 00001FE8	4	1696	1871												
Г41	Ä	00002048	4	1723	1872												
Т42	A	000020A8	4	1750	1873												
Γ43	A	00002108	4	1776	1874												
Г44 Г5	A A	00002168 000012C8	4	1802 758	1875 1836												
Γ6	Ä	00001268	4	785	1837												
Γ7	A	00001388	4	812	1838												
Γ8	A	000013E8	4	838	1839												
FOTT NC	A	00001448	4	864	1840												
FESTI NG FNUM	r H	00001004 00000004	4 2	486 549	225 224	288	331										
TSUB	Ä	00000000	$\tilde{4}$	548	227	200	001										
TTABLE	F	000021D0	4	1831													
VO	U	00000000	1	1929	000	070	004	000	000	004	710	700	740	740	700	770	700
V1	U	0000001	1	1930	230 800	278 823	664 827	668 849	690 853	694 875	716 879	720 901	742 905	746 930	769 934	773 956	796 960
					982	986	1009	1013	1036	1040	1063	1067	1090	1094	1116	1120	1142
					1146	1168	1172	1197	1201	1224	1228	1250	1254	1277	1281	1304	1308
							1358		1385		1412				1464	1468	
					1494 1680	1519 1684	1523 1707	1546 1711	1550 1734	1572 1738	1576 1761	1599 1765	1603 1787	1626 1791	1630 1813	1653 1817	1657
V10	IJ	000000A	1	1939	1000	1004	1707	1/11	1734	1736	1701	1703	1/0/	1/91	1013	1017	
V11	Ŭ	0000000B	1	1940													
V12	U	000000C	1	1941													
V13	U	000000D	1	1942													
V14 V15	U II	0000000E 0000000F	1	1943 1944													
V16	Ŭ	0000001	1	1945													
V17	U	00000011	1	1946													
V18	U	00000012	1	1947													
V19 V1FUDGE	U X	$00000013 \\ 00001114$	16	1948 539	664	690	716	742	769	796	823	849	875	901	930	956	982
4 II ODGE	A	0001114	10	JJJ	1009	1036	1063	1090	1116	1142	1168	1197	1224	1250	1277	1304	1331
					1358	1385	1412	1438	1464	1490	1519	1546	1572	1599	1626	1653	1680
U4 T NIDEUM	77	00001101	4.0	~ 40	1707	1734	1761	1787	1813								
V1INPUT V1OUTPUT	X	00001124 000010F4	16	540 527	990	995											
V1001P01 V2	X U	00001014	16 1	537 1931	230 257	235 666	668	692	694	718	720	744	746	771	773	798	800
• 	Č	555556W	•	1001	825	827	851	853	877	879	903	905	932	934	958	960	984
					986	1011	1013	1038	1040	1065	1067	1092	1094	1118	1120	1144	1146
					1170	1172	1199	1201	1226	1228	1252	1254	1279	1281	1306	1308	1333
					1335	1360	1362	1387	1389	1414	1416	1440	1442	1466	1468	1492	1494

		REFEREN			I (Zvect		J									18: 58: 46		
CHECK FTABLE	72 613	181 1830		~~~	~~~		~~~						2.42			1000	1010	4070
RR_J	572	650 1102 1558	676 1128 1585	702 1154 1612	728 1183 1639	755 1210 1666	782 1236 1693	809 1263 1720	835 1290 1747	861 1317 1773	887 1344 1799	916 1371	942 1398	968 1424	995 1450	1022 1476	1049 1505	1076 1532

