ASMA Ver.	0.7.0	zvector-	e6-07-VSRPR	(Zvector E	6 VRI - f	18 Jun 2024 18: 57: 35 Page 1
LOC	ОВЈЕ	ECT CODE	ADDR1	ADDR2	STM	
					2 3	**************************************
					4 5	
					6	* E672 VSRPR - VECTOR SHIFT AND ROUND DECIMAL REGISTER
					7 8 9	
					12	
					13 14	*
					15	
					16 17 18	* Exceptions are not tested.
					19 20 21	* PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch * obvious coding errors. None of the tests are thorough. They are
					22 23	
					24	******************
					25 26 27	* *Testcase zvector-e6-07-VSRPR: VECTOR E6 VSRPR instruction
					28 29	
					30 31	* * E672 VSRPR - VECTOR SHIFT AND ROUND DECIMAL REGISTER
					32	
					33	
					34	*
					35 36	*
					37 38	* mai nsi ze 2
					39	
					40 41	* archl vl z/Arch
					42	* loadcore "\$(testpath)/zvector-e6-07-VSRPR.core" 0x0
					43 44 45	* diag8cmd enable # (needed for messages to Hercules console)
					46 47	* diag8cmd disable # (reset back to default)
					48	* *Done
					49 50	* ************************************

SMA ver.	0. 7. 0 zvector- e6-	·U/-VSRPR (	Zvector E6	VKI-T	)			18 Jun 2024 18: 57: 35 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				108	*	Low co	ore PSWs	*********
0000000		00000000 00000000	000018CB	111 2 112	ZVE6TST		0 ZVE6TST, R0	Low core addressability
		00000140	00000000	113 114	SVOLDPSW	EQU	ZVE6TST+X' 140'	z/Arch Supervisor call old PSW
	00000001 80000000 00000000 00000200	0000000	000001A0	116 117 118		DC	ZVE6TST+X' 1A0' X' 0000000180000000' AD(BEGIN)	z/Archi tecure RESTART PSW
00001B0 00001D0	00020001 80000000	000001B0	000001D0	120 121			ZVE6TST+X' 1D0' X' 0002000180000000'	z/Architecure PROGRAM CHECK PSW
	00000000 0000DEAD			122			AD(X' DEAD')	
00001E0		000001E0	00000200	124 125		ORG	ZVE6TST+X' 200'	Start of actual test program

SMA Ver.	0. 7. 0 zvector- e6	- 07- VSRPR (	Zvector E6	VRI - f)			18 Jun 2024 18: 57: 35 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				127 *******			***********
				128 * 129 ******	*****	The actual "ZVL *******	6TST" program itself
				130 *			
					tecture ster Usa	e Mode: z/Arch age:	
				133 *			
				134 * R0 135 * R1-4		work) work)	
				136 * R5 137 * R6-F		esting control ta work)	ble - current test base
				138 * R8	Èi	irst base registe	er
				139 * R9 140 * R10		econd base regist hird base registe	
				141 * R11	E	<b>6TEST call return</b>	
				142 * R12 143 * R13		6TESTS register work)	
				144 * R14	Šī	ubroutine call	
				145 * R15 146 *	So	econdary Subrouti	ne call or work
				147 ******	*****	*******	***********
0000200		00000200		149	USING	BEGIN, R8	FIRST Base Register
0000200 0000200		00001200 00002200		150 151	USI NG USI NG		SECOND Base Register THIRD Base Register
		00002200		152		·	<u> </u>
0000200 0000202	0580 0680			153 BEGIN 154	BALR BCTR		Initalize FIRST base register Initalize FIRST base register
0000204	0680			155	BCTR		Initalize FIRST base register
0000206	4190 8800		00000800	156 157	LA	R9, 2048(, R8)	Initalize SECOND base register
000020A	4190 9800		00000800	158	LA	R9, 2048(, R9)	Initalize SECOND base register
000020E	41A0 9800		0080000	159 160	LA	R10, 2048(, R9)	Initalize THIRD base register
0000212	41A0 A800		00000800	161 162	LA	R10, 2048(, R10)	Initalize THIRD base register
0000216	B600 8374		00000574	163		RO, RO, CTLRO	Store CRO_to_enable AFP
000021A 000021E	9604 8375 9602 8375		00000575 00000575	164 165	0I 0I	CTLR0+1, X' 04' CTLR0+1, X' 02'	Turn on AFP bit Turn on Vector bit
0000222	B700 8374		00000574	166			Reload updated CRO
				167 168 ******	*****	******	**********
					ctor- pac	cked-deci mal - enha *******	ncement facility 2 installed (bit 192) ************************************
				171 172	FCHECI	K 192. 'vector-pac	ked-decimal-enhancement facility 2'
0000226	47F0 80C8		000002C8	173+	В	X0001	•
				174+* 175+*			Fcheck data area skip messgae
000022A	40404040 40404040			176+SKT0001	DC		ping tests: '
0000244 0000270	A58583A3 96996097 40868183 899389A3			177+ 178+	DC DC	C' facility (bit	decimal-enhancement facility 2' : 192) is not installed.'
		0000006В	0000001	179+SKL0001	EQU	*-SKT0001	
0000298	00000000 00000000			180+* 181+	DS	FD	facility bits gap
0002A0	00000000 00000000			182+FB0001	DS	4FD	

ASMA Ver.	0. 7. 0 zvector- e6-	07-VSRPR (	Zvector E6	VRI - f)			18 Jun 2024 18: 57: 35	Page	5
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
000002C0	00000000 00000000			183+ 184+*	DS	FD	gap		
000002C8 000002CC 000002D0 000002D4 000002D8 000002DC	4100 0004 B2B0 80A0 B982 0000 4300 80B8 5400 837C 4770 80F0	000002C8	00000001 00000004 000002A0 000002B8 0000057C 000002F0	185+X0001 186+ 187+ 188+ 189+ 190+ 191+ 192+*	EQU LA STFLE XGR I C N BNZ	* R0, ((X0001-FB0001)/8)-1 FB0001 R0, R0 R0, FB0001+24 R0, =F' 128' XC0001	get facility bits get fbit byte is bit set?		
					ty bit	not set, issue message	and exit		
000002E0 000002E4 000002E8 000002EC	4100 006B 4110 802A 4520 8290 47F0 8358	000002F0	0000006B 0000022A 00000490 00000558 00000001	194+* 195+ 196+ 197+ 198+ 199+XC0001	LA LA BAL B EQU	RO, SKL0001 R1, SKT0001 R2, MSG E0J	message length message address		

ASMA Ver.	0. 7. 0	zvec	ctor- e6- 07-	VSRPR (2	Zvector E6	VRI - f	(1)			18 Jun 2024 18: 57: 35 Page	8
LOC	OBJ	ECT CO	DDE A	DDR1	ADDR2	STMT					
						283	*****	*****	******	**********	
								not as	s expected:		
						285	*	i ssue	message with test	number, instruction under test	
						286 287	*****	*****	and instruction i	4, IID *************	
			000	0003D0	0000001	288	FAI LMSG	EQU	*		
000003D0	4820 5				00000004	289		LH	R2, TNUM	get test number and convert	
000003D4 000003D8	4E20 8 D211 8		749 00	0010BF	000010D5 000010A9	290 291		CVD MVC	R2, DECNUM PRT3, EDIT		
000003D8	DE11 8			0010BF	000010A5	292		ED	PRT3, DECNUM		
000003E4	D202 8			001018	000010CC	<b>293</b>		MVC	<b>PRTNUM(3)</b> , <b>PRT3+13</b>	fill in message with test #	
000000EA	D007 0	F99 50	10 00	001000	00000010	294		MIC		Cill in manage with instances	
000003EA	D207 8	ESS SU	)10 00	001033	00000010	295 296		MVC	PRTNAME, OPNAME	fill in message with instruction	
000003F0	B982 0					297		XGR	R2, R2	get i4 as U8	
000003F4	4320 5				00000007	298		IC	R2, I4		
000003F8 000003FC	4E20 8 D211 8		749 000	0010BF	000010D5 000010A9	299 300		CVD MVC	R2, DECNUM PRT3, EDIT	and convert	
00000310	DE11 8			0010BF	000010A5	301		ED	PRT3, DECNUM		
00000408	D202 8			001044	000010CC	302		MVC	PRTI4(3), PRT3+13	fill in message with i4 field	
0000040E	B982 0	ഹദ				303 304		XGR	R2, R2	got mt og 110	
0000040E 00000412	4320 5				80000008	304		I C	R2, R2 R2, M5	get m5 as U8 and convert	
00000416	4E20 8	ED5			000010D5	306		CVD	R2, DECNUM		
0000041A	D211 8			0010BF	000010A9	307		MVC	PRT3, EDIT		
00000420 00000426	DE11 8 D201 8			0010BF 001051	000010D5 000010CD	308 309		ED MVC	PRT3, DECNUM PRTM5(2), PRT3+14	fill in message with m5 field	
00000120	D201 0	LOI OI	10 <b>D</b>	001001	OOOOTOCD	310		1111	1W1WD(2),1W10+11	Till in message with me litera	
0000042C	4100 0				0000004C	311		LA	RO, PRTLNG	message length	
00000430 00000434	4110 8 45F0 8				00001008 00000456	312 313		LA BAL	R1, PRTLINE R15, RPTERROR	messagfe address	
00000434	4510 0	200			00000430	313		DAL	MIJ, MI ILMON		
						215	*****	*****	*****	**********	
									er a failed test		
			000	000400	00000001	317	*****	*****	*******	***********	
00000438	5800 8	2284	000	000438	00000001 00000584	318 319	<b>FAILCONT</b>	EQU L	* R0, =F' 1'	set GLOBAL failed test indicator	
00000438 0000043C	5000 8				00000384	320		ST	RO, FAILED	SEC GLODAL TATTEU CESC THUICACUI	
						321			•		
	41C0 C				00000004	322		LA	R12, 4(0, R12)	next test address	
00000444	47F0 8	UF4			000002F4	323		В	NEXTE6		
										************	
							* end of	test11 *****	ng; set ending psw *******	***********	
			000	000448	0000001	328	ENDTEST	EQU	*		
00000448	5810 8	E00			00001000	329		L	R1, FAILED	did a test fail?	
0000044C 0000044E	1211 4780 8	358			00000558	330 331		LTR BZ	R1, R1 EOJ	No, exit	
0000044E	47F0 8				00000570	332		B	FAI LTEST	Yes, exit with BAD PSW	

ASMA Ver.	0. 7. 0 zvector- e6-	07-VSRPR (	Zvector E6	VRI - 1	<b>(</b> )			18 Jun 2024 18: 57: 35 Page	11
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
								**************************************	
00000548	00020001 80000000			401	EOJPSW	DC	OD' O' , X' 0002000	0180000000', AD(0)	
00000558	B2B2 8348		00000548	403	ЕОЈ	LPSWE	EOJPSW	Normal completion	
00000560	00020001 80000000			405	<b>FAI LPSW</b>	DC	OD' O' , X' 000200	018000000', AD(X' BAD')	
00000570	B2B2 8360		00000560	407	FAI LTEST	LPSWE	FAILPSW	Abnormal termination	
				409 410 411			**************************************	**************	
00000574 00000578	00000000 00000000			413 414	CTLRO	DS DS	F F	CRO	
0000057C 0000057C 00000580	00000080 00001878			416 417 418		LTORG	, =F' 128' =A(E6TESTS)	Literals pool	
00000584 00000588	0000001			419 420			=F' 1' =XL4' 3'		
0000058C 0000058E	0000			421 422 423			=H' 0' =AL2(L' MSGMSG)		
				424 425	*	some o	constants		
		00000400 00001000 00010000 00100000	00000001 00000001	426 427 428 429	PAGE K64	EQU EQU EQU EQU	1024 (4*K) (64*K) (K*K)	One KB Size of one page 64 KB 1 MB	
			00000001 00000001		REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

SMA Ver.	0. 7. 0 zvector- e	6-07-VSRPR (Zvecto	or E6 VRI-f)			18 Jun 2024 18: 57: 35 Page	1
LOC	OBJECT CODE	ADDR1 ADDR	R2 STMF				
			536 ******	*****		*************	
			538 *	acros t 	o help build test	tables	
			539 * V 540 *****	RI_F Ma ******	cro to help build	test tables ************************************	
			541	MACRO			
			542 543 .*	VKI_F	&I NST, &SHAMF, &I 4,	&Mb, &CC &INST - VRI-f instruction under test	
			544 .* 545 .*			&shamt - shift amount &i4 - i4 field	
			<b>546</b> . *			&m5 - m5 field	
			547.* 548.*			&CC - expected CC	
			549			mask values for FAILED condition codes	
			550 &XCC(1) 551 &XCC(2)			CC != 0 CC != 1	
			552 &XCC(3)	SETA	13	CC != 2 CC != 3	
			553 &XCC(4) 554			CC != 3	
			555 556 &TNUM		&TNUM &TNUM+1		
			557				
			558 559	DS USING	0FD * R5	base for test data and test routine	
			<b>560</b>				
			561 T&TNUM 562	DC DC	A(X&TNUM) H' &TNUM	address of test routine test number	
			<b>563</b>	DC	X' 00'		
			564 565	DC DC	HL1' &I 4' HL1' &M5'	i 4 m5	
			566 567	DC DC	HL1' &CC' HL1' &XCC(&CC+1)'	cc cc failed mask	
			568	DC	HL1' &SHAMT'	shift amount - signed char	
			569 V2_&TNU 570	M DC DC	A(RE&TNUM+16) CL8' &INST'	address of v2: 16-byte packed decimal instruction name	
			571	DC	A(16)	result length	
			572 REA&TNU 573 .*	M DC	A (RE&TNUM)	result address	
			<b>574</b> *	DC	OF	INSTRUCTION UNDER TEST ROUTINE	
			575 X&TNUM 576	DS L	OF R2, V2_&TNUM	get v2	
			577 578	VL	$V2, O(\overline{R}2)$		
			<b>579</b>	VLEB	V3, SHAMT, 7	load shit amount into v3 byte 7	
			580 581	&I NST	V1, V2, V3, &I4, &M5	test instruction	
			582 583	VST	V1, V10UTPUT	save result	
			<b>584</b>	<b>EPSW</b>	R2, R0	exptract psw	
			585 586	ST BR	R2, CCPSW R11	to save CC return	
			587 588 RE&TNUM	I DC	<b>OF</b>		
			589	DROP			
			590 591	MEND			
			001	.,,,			

SMA Ver.	0. 7. 0 zvector- e6-	07-VSRPR (	Zvector E6	VRI - f)	18 Jun 2024 18: 57: 35 Page	17
LOC	OBJECT CODE	ADDR1	ADDR2	STM		
				~ - ~	****************	
				617 * 618 ******	E6 VRI_F tests **********************************	
		00000000	000018CB	<b>619 ZVE6TST</b>	CSECT,	
0001188				620	DS OF	
				622	PRINT DATA	
				<b>623</b> *		
				624 * 625 *	E672 VSRPR - VECTOR SHIFT AND ROUND DECIMAL REGISTER	
				626 * 627 *	VRI_F instr, shamt, i4, m5, cc	
				<b>628</b> *	followed by v1 - 16 byte expected result	
				629 * 630	v2 - 16 byte zoned decimal (operand)	
				631 *	- VECTOR SHIFT AND ROUND DECIMAL REGISTER	
				633 *		
				634 * VSRPR 635 *	simple + CC checks i4=129(iom=1, drd=0 & rdc=1)	
				<b>636</b> *	i4=132(iom=1, drd=0 & rdc=4)	
				637 * 638 *	i4=135(iom=1, drd=0 & rdc=7) i4=142(iom=1, drd=0 & rdc=14)	
				639 * 640	i4=159(iom=1, drd=0 & rdc=31)	
				641 * 642 *	i4=193(iom=1, drd=1 & rdc=1)	
				643 *	i4=196(iom=1, drd=1 & rdc=4) i4=199(iom=1, drd=1 & rdc=7)	
				644 * 645 *	i4=206(iom=1, drd=1 & rdc=14) i4=223(iom=1, drd=1 & rdc=31)	
				646		
0001188				647 648+	VRI_F VSRPR, 0, 159, 1, 2	
0001188 0001188	000011A8	00001188		649+ 650+T1	USING *, R5 base for test data and test routine DC A(X1) address of test routine	
000118C	0001			<b>651</b> +	DC H'1' test number	
000118E 000118F	00 9F			652+ 653+	DC X' 00' DC HL1' 159' i 4	
0001190 0001191	01 02			654+ 655+	DC HL1'1' m5 DC HL1'2' cc	
0001192 0001193	OD 00			656+ 657+	DC HL1'13' cc failed mask	
0001194	000011E0			658+V2_1	DC A(RE1+16) address of v2: 16-byte packed decimal	
0001198 00011A0	E5E2D9D7 D9404040 00000010			659+ 660+	DC CL8' VSRPR' instruction name DC A(16) result length	
00011A4	000011D0			661+REA1 662+*	DC A(RE1) result address	
00011A8				663+X1	INSTRUCTION UNDER TEST ROUTINE DS OF	
00011A8 00011AC	5820 500C E722 0000 0006		00001194 00000000	664+ 665+	L R2, V2_1 get v2 VL V2, O(R2)	
00011B2	E730 500B 7000		0000000B	<b>666</b> +	VLEB V3, SHAMT, 7 load shit amount into v3 byte 7	
00011B8 00011BE	E612 3019 F072 E710 8F08 000E		00001108	667+ 668+	VSRPR V1, V2, V3, 159, 1 test instruction VST V1, V10UTPUT save result	
00011C4 00011C8	B98D 0020 5020 8EE8		000010E8	669+ 670+	EPSW R2, R0 exptract psw ST R2, CCPSW to save CC	
301100	CONC CALC		COULDED	0.01	DI DAY COLDIN	

	0. 7. 0 zvector- e6-	•		•			18 Juli 2024	18: 57: 35 Pag	ge 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00011CC	07FB			671+	BR	R11	return		
00011D0				672+RE1	DC	OF			
00011D0 00011D0	0000000 00000000			673+ 674	DROP DC	R5	0000000000000000022C'	V1	
00011D0 00011D8	0000000 0000000 00000000 0000022C			074	DC	XL10 000000000000	000000000000000000000000000000000000000	V I	
00011E0	0000000 00000220			675	DC	XI.16' 000000000000	0000000000000000022C'	V2	
00011E8	00000000 0000022C			0.0	20	1220 0000000000		, ~	
				676					
				677	VRI_F	VSRPR, 1, 159, 1, 2	shamt=1 (left)		
00011F0				678+	DS	OFD_			
00011F0	00001010	000011F0		679+	USING		base for test data and		
00011F0	00001210			680+T2	DC	A(X2)	address of test routine		
00011F4 00011F6	0002 00			681+ 682+	DC DC	H' 2' X' 00'	test number		
0011F0	9F			683+	DC	HL1' 159'	i 4		
00011F8	01			684+	DC	HL1' 1'	m5		
00011F9	02			<b>685</b> +	DC	HL1' 2'	CC		
00011FA	OD			<b>686</b> +	DC	HL1' 13'	cc failed mask		
00011FB	01			<b>687</b> +	DC	HL1' 1'	shift amount - signed claddress of v2: 16-byte	har	
00011FC	00001248			688+V2_2	DC	A(RE2+16)	address of v2: 16-byte	packed decimal	
0001200	E5E2D9D7 D9404040			<b>689</b> +	DC	CL8' VSRPR'	instruction name		
0001208	00000010			690+	DC	A(16)	result length		
000120C	00001238			691+REA2	DC	A(RE2)	result address	DOUTT NE	
0001210				692+* 693+X2	DS	0F	INSTRUCTION UNDER TEST	KUUIINE	
001210	5820 500C		000011FC	694+	L L	R2, V2_2	get v2		
0001214	E722 0000 0006		0000000	695+	VL	V2, O(R2)	get va		
000121A	E730 500B 7000		0000000B	<b>696</b> +		V3, SHAMT, 7	load shit amount into v	3 byte 7	
0001220	E612 3019 F072		0000002	<b>697</b> +		V1, V2, V3, 159, 1	test instruction		
0001226	E710 8F08 000E		00001108	698+	VST	V1, V10UTPUT	save result		
000122C	B98D 0020			<b>699</b> +	<b>EPSW</b>	R2, R0	exptract psw		
0001230	5020 8EE8		000010E8	<b>700</b> +	ST	R2, CCPSW	to save CC		
0001234	07FB			701+	BR	R11	return		
001238				702+RE2	DC	OF De			
0001238	0000000 0000000			703+	DROP	R5	000000000000000000000000000000000000000	<b>V</b> /1	
001238 001240	00000000 00000000 0000000 0000220C			704	DC	XL16, 0000000000000	000000000000000220C'	V1	
001240	0000000 00002200			705	DC	VI 16' 000000000000	000000000000000022C'	V2	
001240	0000000 0000000 00000000 0000022C			703	DC	AL10 000000000000	000000000000000000000000000000000000000	٧L	
001200	0000000 00000220			706					
				707	VRI_F	VSRPR, 7, 159, 1, 2	shamt=7 (left)		
0001258				708+	DS	OFD			
0001258	00001055	00001258		709+	USING	*, <b>R</b> 5	base for test data and		
0001258	00001278			710+T3	DC	A(X3)	address of test routine		
000125C	0003			711+	DC DC	H' 3'	test number		
000125E 000125F	00 9F			712+ 713+	DC DC	X' 00' HL1' 159'	i 4		
00125F				713+ 714+	DC DC	HL1' 159'	14 m5		
001261				714+ 715+	DC	HL1' 2'	CC		
001262	OD			716+	DC	HL1' 13'	cc failed mask		
	07			717+	DC	HL1' 7'	shift amount - signed c	har	
0001264	000012B0			718+V2_3	DC	A(RE3+16)	address of v2: 16-byte	packed decimal	
	E5E2D9D7 D9404040			719+ <sup>—</sup>	DC	CL8' VSRPR'	instruction name		
	00000010			720+	DC	A(16)	result length		
0001274	000012A0			721+REA3	DC	A(RE3)	result address	DOLUMENT	
				722+*			INSTRUCTION UNDER TEST	RUUTINE	

DC

HL1'1'

m5

774 +

00001330

ASMA Ver.	0. 7. 0 zvector- e6-	07-VSRPR (	Zvector E6	VRI - f)			18 Jun 2024	18: 57: 35 Page	20
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00001331	03			775+	DC	<b>肚1'3'</b>	cc		
00001332	0E			776+	DC	HL1' 14'	cc failed mask		
00001333	32			777+	DC	HL1' 50'	shift amount - signed c	har	
00001334	00001380 EFFORDS PO404040			778+V2_5	DC	A(RE5+16)	address of v2: 16-byte	packed decimal	
00001338	E5E2D9D7 D9404040			779+	DC	CL8' VSRPR'	instruction name		
00001340 00001344	00000010 00001370			780+ 781+REA5	DC DC	A(16)	result length result address		
00001344	00001370			781+KEA5 782+*	DC	A(RE5)	INSTRUCTION UNDER TEST	DAIITI NE	
00001348				782+ 783+X5	DS	0F	INSTRUCTION UNDER TEST	RUUIINE	
00001348	5820 500C		00001334	784+	L	R2, V2_5	get v2		
00001340 0000134C	E722 0000 0006		00001004	785+	ΫL	V2, 0(R2)	get va		
00001312	E730 500B 7000		0000000B	<b>786</b> +		V3, SHAMT, 7	load shit amount into v	3 hvte 7	
00001358	E612 3019 F072		0000000	787+	VSRPR	V1, V2, V3, 159, 1	test instruction	o Lyce .	
0000135E	E710 8F08 000E		00001108	788+	VST	V1, V10UTPUT	save result		
00001364	B98D 0020			<b>789</b> +	<b>EPSW</b>	R2, RO	exptract psw		
00001368	5020 8EE8		000010E8	<b>790</b> +	ST	R2, CCPSW	to save CC		
0000136C	07FB			<b>791</b> +	BR	R11	return		
00001370				792+RE5	DC	<b>OF</b>			
00001370				793+	DROP	<b>R</b> 5			
00001370	00000000 00000000			794	DC	XL16' 0000000000000	000000000000000000C'	V1	
00001378	00000000 000000C				<b>-</b>				
00001380	00000000 00000000			<b>795</b>	DC	XL16' 0000000000000	000000000000000022D'	V2	
00001388	00000000 0000022D			700					
				796	WDT E	UCDDD 1 150 1 0	1 4 4 ( 1 1	4.	
00001000				797	VKI_F	VSRPR, - 1, 159, 1, 2	shamt=-1 (righ	t)	
00001390		00001200		798+	DS	OFD * D5	have for took data and		
00001390	000013B0	00001390		799+ 800+T6	USING		base for test data and		
00001390 00001394	000013BU 0006			801+	DC DC	A(X6) H' 6'	address of test routine test number		
00001394	0000			802+	DC	X' 00'	test number		
00001390	9F			803+	DC	HL1' 159'	i 4		
00001398	01			804+	DC	HL1' 1'	m5		
00001399				805+	DC	HL1' 2'	CC		
0000139A				806+	DC	HL1' 13'	cc failed mask		
0000139B	FF			807+	DC	HL1' - 1'	shift amount - signed c	har	
0000139C	000013E8			808+V2_6	DC	A(RE6+16)	address of v2: 16-byte	packed decimal	
000013A0	E5E2D9D7 D9404040			809+	DC	CL8' VSRPR'	instruction name		
000013A8	0000010			810+	DC	A(16)	result length		
000013AC	000013D8			811+REA6	DC	A(RE6)	result address		
				812+*	<b>.</b>		INSTRUCTION UNDER TEST	ROUTINE	
000013B0	<b>2000 2000</b>		00001000	813+X6	DS	OF			
000013B0	5820 500C		0000139C	814+	L	R2, V2_6	get v2		
000013B4	E722 0000 0006		0000000	815+	VL	V2, 0(R2)	lead alter the	0 1 7	
000013BA	E730 500B 7000		000000B	816+		V3, SHAMT, 7	load shit amount into v	s byte 7	
000013C0	E612 3019 F072		00001100	817+	VOKPK	V1, V2, V3, 159, 1	test instruction		
000013C6 000013CC	E710 8F08 000E B98D 0020		00001108	818+ 819+		V1, V10UTPUT	save result		
000013CC 000013D0	5020 8EE8		000010E8	820+	ST	R2, R0 R2, CCPSW	exptract psw to save CC		
000013D0 000013D4	07FB		OUUUIUEO	821+	BR	R2, CCFSW R11	return		
000013D4 000013D8	VIID			822+RE6	DC DC	OF	I CCUI II		
000013D8 000013D8				823+	DROP	R5			
000013D8 000013D8	0000000 00000000			824	DC		0000000000000000002C'	V1	
000013E0	0000000 0000002C			<b>∪</b> ≈ 1	20	1110 0000000000000000000000000000000000		• •	
000013E8	0000000 00000000			825	DC	XL16' 0000000000000	0000000000000000022C'	V2	
000013F0	00000000 0000022C								
1 2 2				826					

ASMA Ver.	0. 7. 0 zvector- e6-	07-VSRPR (	Zvector E6	VRI-f)			18 Jun 2024 18: 57: 35 Page 21
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				827	VRI F	VSRPR, - 1, 223, 1, 2	shamt=-1 (right) drd=1
000013F8				828+	DS	0FD	2114112 1 (11 <b>8</b> 110) uru 1
000013F8		000013F8		829+	<b>USING</b>		base for test data and test routine
000013F8	00001418			830+T7	DC	A(X7)	address of test routine
000013FC	0007			831+	DC	H' 7'	test number
000013FE	00			832+	DC	X' 00'	
000013FF	DF			833+	DC	HL1' 223'	i 4
00001400	01			834+	DC	<b>肚1' 1'</b>	m5
00001401	02			835+	DC	HL1' 2'	cc
00001402	OD FF			836+ 837+	DC DC	HL1' 13' HL1' - 1'	cc failed mask
00001403 00001404	00001450			838+V2_7	DC DC	A(RE7+16)	shift amount - signed char address of v2: 16-byte packed decimal
00001404	E5E2D9D7 D9404040			839+	DC DC	CL8' VSRPR'	instruction name
00001410	00000010			840+	DC	A(16)	result length
00001414	00001440			841+REA7	DC	A(RE7)	result address
				842+*	-		INSTRUCTION UNDER TEST ROUTINE
00001418				843+X7	DS	<b>OF</b>	
00001418	5820 500C		00001404	844+	L	R2, V2_7	get v2
0000141C	E722 0000 0006		00000000	845+	VL	V2, O(R2)	
00001422	E730 500B 7000		000000B	846+		V3, SHAMT, 7	load shit amount into v3 byte 7
00001428	E612 301D F072		00001100	847+		V1, V2, V3, 223, 1	test instruction
0000142E	E710 8F08 000E		00001108	848+	VST	V1, V10UTPUT	save result
00001434 00001438	B98D 0020 5020 8EE8		000010E8	849+ 850+		R2, R0	exptract psw
00001438 0000143C	07FB		OOOOTOEO	851+	ST BR	R2, CCPSW R11	to save CC return
00001430	OTEB			852+RE7	DC	0F	1 etui ii
00001440				853+	DROP	R5	
00001440	0000000 00000000			854	DC		00000000000000003C' V1
00001448	00000000 0000003C						
00001450	00000000 00000000			855	DC	XL16' 0000000000000	00000000000000028C' V2
00001458	00000000 0000028C			856			
				857	VRI F	VSRPR, - 1, 223, 1, 1	shamt=-1 (right) drd=1
00001460							Shame-1 (11ghe) uru-1
00001460				858+	1) \	()PI)	
1/1/1/1////////////////////////////////		00001460		858+ 859+	DS USING	OFD *. R5	base for test data and test routine
	00001480	00001460		<b>859</b> +	<b>USI NG</b>	*, <b>R5</b>	base for test data and test routine address of test routine
00001460 00001464	00001480 0008	00001460					
00001460 00001464 00001466	0008 00	00001460		859+ 860+T8 861+ 862+	USI NG DC DC DC	*, R5 A(X8) H' 8' X' 00'	address of test routine test number
00001460 00001464 00001466 00001467	0008 00 DF	00001460		859+ 860+T8 861+ 862+ 863+	USING DC DC DC DC	*, R5 A(X8) H' 8' X' 00' HL1' 223'	address of test routine test number
00001460 00001464 00001466 00001467 00001468	0008 00 DF 01	00001460		859+ 860+T8 861+ 862+ 863+ 864+	USING DC DC DC DC DC	*, R5 A(X8) H' 8' X' 00' HL1' 223' HL1' 1'	address of test routine test number i4 m5
00001460 00001464 00001466 00001467 00001468 00001469	0008 00 DF 01	00001460		859+ 860+T8 861+ 862+ 863+ 864+ 865+	USING DC DC DC DC DC DC DC	*, R5 A(X8) H' 8' X' 00' HL1' 223' HL1' 1' HL1' 1'	address of test routine test number  i 4 m5 cc
00001460 00001464 00001466 00001467 00001468 00001469	0008 00 DF 01 01	00001460		859+ 860+T8 861+ 862+ 863+ 864+ 865+	USING DC DC DC DC DC DC DC DC	*, R5 A(X8) H' 8' X' 00' HL1' 223' HL1' 1' HL1' 1'	address of test routine test number  i4 m5 cc cc failed mask
00001460 00001464 00001466 00001467 00001468 0000146A 0000146B	0008 00 DF 01 01 0B FF	00001460		859+ 860+T8 861+ 862+ 863+ 864+ 865+ 866+	USING DC DC DC DC DC DC DC DC DC	*, R5 A(X8) H' 8' X' 00' HL1' 223' HL1' 1' HL1' 1' HL1' 1'	address of test routine test number  i4 m5 cc cc failed mask shift amount - signed char
00001460 00001464 00001466 00001467 00001468 0000146A 0000146B 0000146C	0008 00 DF 01 01 0B FF 000014B8	00001460		859+ 860+T8 861+ 862+ 863+ 864+ 865+ 866+ 867+ 868+V2_8	USING DC	*, R5 A(X8) H' 8' X' 00' HL1' 223' HL1' 1' HL1' 1' HL1' 1-1' A(RE8+16)	address of test routine test number  i4 m5 cc cc failed mask shift amount - signed char address of v2: 16-byte packed decimal
00001460 00001464 00001466 00001467 00001468 0000146A 0000146B 0000146C 00001470	0008 00 DF 01 01 0B FF 000014B8 E5E2D9D7 D9404040	00001460		859+ 860+T8 861+ 862+ 863+ 864+ 865+ 866+ 867+ 868+V2_8 869+	USING DC	*, R5 A(X8) H' 8' X' 00' HL1' 223' HL1' 1' HL1' 1' HL1' 1' HL1' 1-1' A(RE8+16) CL8' VSRPR'	address of test routine test number  i4 m5 cc cc failed mask shift amount - signed char address of v2: 16-byte packed decimal instruction name
00001460 00001464 00001466 00001467 00001468 0000146A 0000146B 0000146C	0008 00 DF 01 01 0B FF 000014B8	00001460		859+ 860+T8 861+ 862+ 863+ 864+ 865+ 866+ 867+ 868+V2_8	USING DC	*, R5 A(X8) H' 8' X' 00' HL1' 223' HL1' 1' HL1' 1' HL1' 1' HL1' - 1' A(RE8+16) CL8' VSRPR' A(16)	address of test routine test number  i4 m5 cc cc failed mask shift amount - signed char address of v2: 16-byte packed decimal instruction name result length
00001460 00001464 00001466 00001467 00001468 0000146A 0000146B 0000146C 00001470 00001478	0008 00 DF 01 01 0B FF 000014B8 E5E2D9D7 D9404040 00000010	00001460		859+ 860+T8 861+ 862+ 863+ 864+ 865+ 866+ 867+ 868+V2_8 869+ 870+	USING DC	*, R5 A(X8) H' 8' X' 00' HL1' 223' HL1' 1' HL1' 1' HL1' 1' HL1' 1-1' A(RE8+16) CL8' VSRPR' A(16) A(RE8)	address of test routine test number  i4 m5 cc cc failed mask shift amount - signed char address of v2: 16-byte packed decimal instruction name
00001460 00001464 00001466 00001467 00001468 0000146A 0000146B 0000146C 00001470 0000147C	0008 00 DF 01 01 0B FF 000014B8 E5E2D9D7 D9404040 00000010 000014A8	00001460		859+ 860+T8 861+ 862+ 863+ 864+ 865+ 866+ 867+ 868+V2_8 869+ 870+ 871+REA8 872+* 873+X8	USING DC	*, R5 A(X8) H' 8' X' 00' HL1' 223' HL1' 1' HL1' 1' HL1' 11' HL1' - 1' A(RE8+16) CL8' VSRPR' A(16) A(RE8)  OF	address of test routine test number  i4 m5 cc cc failed mask shift amount - signed char address of v2: 16-byte packed decimal instruction name result length result address INSTRUCTION UNDER TEST ROUTINE
00001460 00001464 00001466 00001467 00001468 0000146A 0000146B 0000146C 00001470 0000147C 00001480 00001480	0008 00 DF 01 01 0B FF 000014B8 E5E2D9D7 D9404040 00000010 000014A8	00001460	0000146C	859+ 860+T8 861+ 862+ 863+ 864+ 865+ 866+ 867+ 868+V2_8 869+ 870+ 871+REA8 872+* 873+X8 874+	USING DC	*, R5 A(X8) H' 8' X' 00' HL1' 223' HL1' 1' HL1' 1' HL1' 1-1' A(RE8+16) CL8' VSRPR' A(16) A(RE8)  OF R2, V2_8	address of test routine test number  i4 m5 cc cc failed mask shift amount - signed char address of v2: 16-byte packed decimal instruction name result length result address
00001460 00001464 00001466 00001467 00001468 0000146A 0000146B 0000146C 00001470 0000147C 00001480 00001480 00001484	0008 00 DF 01 01 0B FF 000014B8 E5E2D9D7 D9404040 00000010 000014A8 5820 500C E722 0000 0006	00001460	00000000	859+ 860+T8 861+ 862+ 863+ 864+ 865+ 866+ 867+ 868+V2_8 869+ 870+ 871+REA8 872+* 873+X8 874+ 875+	USING DC	*, R5 A(X8) H' 8' X' 00' HL1' 223' HL1' 1' HL1' 1' HL1' 1-1' A(RE8+16) CL8' VSRPR' A(16) A(RE8)  OF R2, V2_8 V2, O(R2)	address of test routine test number  i4 m5 cc cc failed mask shift amount - signed char address of v2: 16-byte packed decimal instruction name result length result address INSTRUCTION UNDER TEST ROUTINE get v2
00001460 00001464 00001466 00001467 00001468 0000146A 0000146B 0000146C 00001470 0000147C 00001480 00001480 00001484 0000148A	0008 00 DF 01 01 0B FF 000014B8 E5E2D9D7 D9404040 00000010 000014A8 5820 500C E722 0000 0006 E730 500B 7000	00001460		859+ 860+T8 861+ 862+ 863+ 864+ 865+ 866+ 867+ 868+V2_8 869+ 870+ 871+REA8 872+* 873+X8 874+ 875+ 876+	USING DC VL VLEB	*, R5 A(X8) H' 8' X' 00' HL1' 223' HL1' 1' HL1' 1' HL1' 1' HL1' - 1' A(RE8+16) CL8' VSRPR' A(16) A(RE8)  OF R2, V2_8 V2, O(R2) V3, SHAMT, 7	i4 m5 cc cc failed mask shift amount - signed char address of v2: 16-byte packed decimal instruction name result length result address INSTRUCTION UNDER TEST ROUTINE get v2 load shit amount into v3 byte 7
00001460 00001464 00001466 00001468 00001468 0000146B 0000146C 00001470 0000147C 0000147C 00001480 00001480 00001484 0000148A	0008 00 DF 01 01 0B FF 000014B8 E5E2D9D7 D9404040 00000010 000014A8 5820 500C E722 0000 0006 E730 500B 7000 E612 301D F072	00001460	0000000B	859+ 860+T8 861+ 862+ 863+ 864+ 865+ 866+ 867+ 868+V2_8 869+ 870+ 871+REA8 872+* 873+X8 874+ 875+ 876+ 877+	USING DC VL VLEB VSRPR	*, R5 A(X8) H' 8' X' 00' HL1' 223' HL1' 1' HL1' 1' HL1' 1' HL1' - 1' A(RE8+16) CL8' VSRPR' A(16) A(RE8)  OF R2, V2_8 V2, O(R2) V3, SHAMT, 7 V1, V2, V3, 223, 1	i4 m5 cc cc failed mask shift amount - signed char address of v2: 16-byte packed decimal instruction name result length result address INSTRUCTION UNDER TEST ROUTINE get v2 load shit amount into v3 byte 7 test instruction
00001460 00001464 00001466 00001468 00001468 0000146A 0000146B 00001470 00001470 0000147C 00001480 00001480 00001484 0000148A 00001490 00001496	0008 00 DF 01 01 0B FF 000014B8 E5E2D9D7 D9404040 00000010 000014A8 5820 500C E722 0000 0006 E730 500B 7000 E612 301D F072 E710 8F08 000E	00001460	00000000	859+ 860+T8 861+ 862+ 863+ 864+ 865+ 866+ 867+ 868+V2_8 869+ 870+ 871+REA8 872+* 873+X8 874+ 875+ 876+ 877+ 878+	USING DC VL VLEB VSRPR VST	*, R5 A(X8) H' 8' X' 00' HL1' 223' HL1' 1' HL1' 1' HL1' 1' HL1' - 1' A(RE8+16) CL8' VSRPR' A(16) A(RE8)  OF R2, V2_8 V2, O(R2) V3, SHAMT, 7 V1, V2, V3, 223, 1 V1, V10UTPUT	address of test routine test number  i4 m5 cc cc failed mask shift amount - signed char address of v2: 16-byte packed decimal instruction name result length result address INSTRUCTION UNDER TEST ROUTINE  get v2 load shit amount into v3 byte 7 test instruction save result
00001460 00001464 00001466 00001468 00001468 0000146B 0000146C 00001470 0000147C 0000147C 00001480 00001480 00001484 0000148A	0008 00 DF 01 01 0B FF 000014B8 E5E2D9D7 D9404040 00000010 000014A8 5820 500C E722 0000 0006 E730 500B 7000 E612 301D F072	00001460	0000000B	859+ 860+T8 861+ 862+ 863+ 864+ 865+ 866+ 867+ 868+V2_8 869+ 870+ 871+REA8 872+* 873+X8 874+ 875+ 876+ 877+	USING DC VL VLEB VSRPR VST	*, R5 A(X8) H' 8' X' 00' HL1' 223' HL1' 1' HL1' 1' HL1' 1' HL1' - 1' A(RE8+16) CL8' VSRPR' A(16) A(RE8)  OF R2, V2_8 V2, O(R2) V3, SHAMT, 7 V1, V2, V3, 223, 1	i4 m5 cc cc failed mask shift amount - signed char address of v2: 16-byte packed decimal instruction name result length result address INSTRUCTION UNDER TEST ROUTINE get v2 load shit amount into v3 byte 7 test instruction

931+REA10

932+\*

DC

A(RE10)

result address

INSTRUCTION UNDER TEST ROUTINE

0000154C

**OFD** 

ASWA Ver.	0. 7. 0 <b>2vector-eo-</b>	U/-VSRPR (	rvector ro	VK1-1)			16 Juli 2024 16: 57: 55 Page 24
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00001600 00001600	00001620	00001600		985+ 986+T12	USI NG DC	*, R5 A(X12)	base for test data and test routine address of test routine
00001604	000C			987+	DC	H' 12'	test number
00001606	00			<b>988</b> +	DC	X' 00'	
00001607	DF			989+	DC	HL1' 223'	i 4
00001608	03			990+	DC	HL1'3'	шб
00001609 0000160A	02 0D			991+ 992+	DC DC	HL1' 2' HL1' 13'	cc cc failed mask
0000160A	FF			993+	DC	HL1' - 1'	shift amount - signed char
0000160E	00001658			994+V2_12	DC	A(RE12+16)	address of v2: 16-byte packed decimal
00001610	E5E2D9D7 D9404040			995+	DC	CL8' VSRPR'	instruction name
00001618	0000010			996+	DC	A(16)	result length
0000161C	00001648			997+REA12	DC	A(RE12)	result address
00001690				998+*	DC	OF	INSTRUCTION UNDER TEST ROUTINE
00001620 00001620	5820 500C		0000160C	999+X12 1000+	DS L	OF R2, V2_12	get v2
00001020	E722 0000 0006		00001000	1000+	ΫL	V2, 0(R2)	get va
0000162A	E730 500B 7000		0000000B	1002+		V3, SHAMT, 7	load shit amount into v3 byte 7
00001630	E612 303D F072			1003+	VSRPR	V1, V2, V3, 223, 3	test instruction
00001636	E710 8F08 000E		00001108	1004+	VST	V1, V10UTPUT	save result
0000163C	B98D 0020		00001000	1005+	EPSW	R2, R0	exptract psw
00001640	5020 8EE8		000010E8	1006+	ST	R2, CCPSW	to save CC
00001644 00001648	07FB			1007+ 1008+RE12	BR DC	R11 OF	return
00001648				1009+ 1009+	DROP	R5	
00001648	0000000 00000000			1010	DC		00000000000000003F' V1
00001650 00001658 00001660	00000000 0000003F 00000000 00000000 0000000 0000028D			1011	DC	XL16' 000000000000	00000000000000028D' V2
00001668				1012 1013 1014+	VRI_F DS	VSRPR, - 1, 223, 9, 2 OFD	shamt=-1 (right) drd=1 p2=1 p1=0
00001668		00001668		1015+	USING		base for test data and test routine
00001668	00001688	00001000		1016+T13	DC	A(X13)	address of test routine
0000166C	000D			1017+	DC	H'13'	test number
0000166E	00			1018+	DC	X' 00'	
	DF 09			1019+ 1020+	DC	HL1' 223'	i 4 m5
00001670 00001671	02			1020+	DC DC	HL1'9' HL1'2'	CC
00001672	OD			1022+	DC	HL1' 13'	cc failed mask
00001673	FF			1023+	DC	HL1' - 1'	shift amount - signed char
00001674	000016C0			1024+V2_13	DC	A(RE13+16)	address of v2: 16-byte packed decimal
00001678	E5E2D9D7 D9404040			1025+	DC	CL8' VSRPR'	instruction name
00001680	0000010			1026+	DC	A(16)	result length
00001684 00001688	000016B0			1027+REA13 1028+* 1029+X13	DC DS	A(RE13) OF	result address INSTRUCTION UNDER TEST ROUTINE
00001688	5820 500C		00001674	1030+	L	R2, V2_13	get v2
0000168C	E722 0000 0006		00000000	1031+	VL	V2, O(R2)	
00001692	E730 500B 7000		000000B	1032+	<b>VLEB</b>	V3, SHAMF, 7	load shit amount into v3 byte 7
00001698	E612 309D F072		00004400	1033+	<b>VSRPR</b>	V1, V2, V3, 223, 9	test instruction
0000169E	E710 8F08 000E		00001108	1034+	VST	V1, V10UTPUT	save result
	B98D 0020			1035+	Ersw	R2, R0	exptract psw
000016A4			በበበበ1በፑዩ	1036+	CT	RS CCPSW	to save (C
000016A4 000016A8 000016AC	5020 8EE8 07FB		000010E8	1036+ 1037+	ST BR	R2, CCPSW R11	to save CC return

ASMA Ver.	0. 7. 0 zv	ector- e6- 0	7- VSRPR (	Zvector E6	VRI - f)			18 Jun 2024	18: 57: 35	Page	25
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI						
000016B0 000016B0 000016B8	00000000 0 00000000 0				1039+ 1040	DROP DC	R5 XL16' 00000000000000	000000000000000003C'	V1		
000016E0 000016C0 000016C8	00000000 0	0000000			1041	DC	XL16' 00000000000000	D00000000000000028D'	V2		
000016D0					1042 1043 1044+	VRI_F DS	VSRPR, - 1, 223, 11, 2 OFD	shamt=-1 (right) drd	=1 p2=1 p1=	=1	
000016D0 000016D0 000016D4	000016F0 000E		000016D0		1045+ 1046+T14 1047+	USI NG DC DC	*, R5 A(X14) H' 14'	base for test data and address of test routine test number		1e	
000016D6 000016D7 000016D8	00 DF 0B				1048+ 1049+ 1050+	DC DC DC	X' 00' HL1' 223' HL1' 11'	i 4 m5			
000016D9 000016DA 000016DB	02 0D FF				1051+ 1052+ 1053+	DC DC DC	HL1' 2' HL1' 13' HL1' - 1'	cc cc failed mask shift amount - signed c	har	•	
000016DC 000016E0 000016E8	00001728 E5E2D9D7 D 00000010	9404040			1054+V2_14 1055+ 1056+	DC DC DC	A(RE14+16) CL8' VSRPR' A(16)	address of v2: 16-byte instruction name result length	packed deci	mal	
000016EC	00001718			00004675	1057+REA14 1058+* 1059+X14	DC DS	A(RE14) OF	result address INSTRUCTION UNDER TEST	ROUTI NE		
000016F0 000016F4 000016FA 00001700 00001706	5820 500C E722 0000 E730 500B E612 30BD E710 8F08	7000 F072		000016DC 00000000 0000000B	1060+ 1061+ 1062+ 1063+ 1064+	VSRPR VST	R2, V2_14 V2, O(R2) V3, SHAMI, 7 V1, V2, V3, 223, 11 V1, V10UTPUT	get v2 load shit amount into v test instruction save result	3 byte 7		
0000170C 00001710 00001714 00001718	B98D 0020 5020 8EE8 07FB			000010E8	1065+ 1066+ 1067+ 1068+RE14	ST BR DC	R2, R0 R2, CCPSW R11 OF	to save CC return			
00001720	00000000 0	000003F			1069+ 1070	DROP DC		00000000000000003F'	V1		
00001728 00001730	00000000 0				1071 1072	DC	XL16' 000000000000000	000000000000000028D'	V2		
00001738 00001738			00001738		1073 1074+ 1075+	VRI_F DS USING	VSRPR, 0, 159, 3, 2 OFD *, R5	shamt=0 base for test data and	p2=0 p1: test routii		
	00001758 000F 00				1076+T15 1077+ 1078+	DC DC DC	A(X15) H' 15' X' 00'	address of test routine test number			
0000173F 00001740 00001741	9F 03 02				1079+ 1080+ 1081+	DC DC DC	HL1' 159' HL1' 3' HL1' 2'	i 4 m5 cc			
00001742 00001743 00001744 00001748	OD OO 00001790 E5E2D9D7 D	09404040			1082+ 1083+ 1084+V2_15 1085+	DC DC DC DC	HL1' 13' HL1' 0' A(RE15+16) CL8' VSRPR'	cc failed mask shift amount - signed c address of v2: 16-byte instruction name	har packed deci	mal	
00001750	00000010 00001780	,v101010			1085+ 1086+ 1087+REA15 1088+*	DC DC	A(16) A(RE15)	result length result address INSTRUCTION UNDER TEST	ROUTI NE		
00001758 00001758	5820 500C			00001744	1089+X15 1090+	DS L	0F R2, V2_15	get v2			

DC

1142 +

00001812

OD

HL1' 13'

cc failed mask

HL1'7'

A(16) A(RE17)

0F

VLEB V3, SHAMT, 7

R11

F' 0'

F' 0'

0F

0F

**A(T1)** 

A(T2)

A(T3)

A(T4)

A(T5)

A(T6)

A(T7)

**A(T8)** 

A(T9)

A(T10)

A(T11)

A(T12)

A(T13)

A(T14)

A(T15)

A(T16)

A(T17)

A(0)

A(0)

F' 0'

F' 0'

0F

**R5** 

EPSW R2, R0

A(RE17+16)

CL8' VSRPR'

R2, V2 17

 $V2, O(\overline{R}2)$ 

VSRPR V1, V2, V3, 159, 11

R2, CCPSW

V1, V10UTPUT

END OF TABLE

END OF TABLE

address of test

END OF TABLE

DC

DC

DC

DC

DC

DS

VL

VST

ST

BR

DC

DC

DC

DC

DC

DS

DS DC

DC DC

**PTTABLE** 

**DROP** 

1149+X17

1150+

1151+

1152+

1153+

1154+

1155+

1156+

1157+

1159 +

1160

1161

1162

1163

1164

1165 \*

1167 \*

1169

1171+

1172+

1173+

1174+

1175+

1176+

1177+

1178+

1179+

1180 +

1181+

1182+

1183+

1184+

1185+

1186+

1187+

1189+

1190+

1191

1192

1193

1188+\*

**1168 E6TESTS** 

1170+TTABLE

1158+RE17

00001814

00000000

000000B

00001108

000010E8

00001828

00001828

0000182C

00001832

00001838

0000183E

00001844

00001848

0000184C

00001850

00001850

00001850

00001858 00001860

00001868

00001870

00001878

00001878

00001878

0000187C

00001880

00001884

00001888

0000188C

00001890

00001894

00001898

0000189C

000018A0

000018A4

000018A8

000018AC

000018B0

000018B4

000018B8

000018BC

000018C0

000018C8

00001874

5820 500C

B98D 0020

5020 8EE8

0000000

00000000

00001188

000011F0

00001258

000012C0

00001328

00001390

000013F8

00001460

000014C8

00001530

00001598

00001600

00001668

000016D0

00001738

000017A0

00001808

00000000

000018C4 00000000

0000000

0000000

07FB

E722 0000 0006

E730 500B 7000

E612 30B9 F072

E710 8F08 000E

0000000 00000000

00000022 0000000F

0000000 00000000

00000000 0000022D

	0. 7. 0 zvector- e							18 Jun 2024	10.07.00	rage	29
LOC	OBJECT CODE	ADDR1	ADDR2	STMI							
		00000016	00000001	1242 V22	EQU	22					
		00000017 00000018	00000001	1243 V23 1244 V24	EQU EQU	23 24					
		00000019	00000001	1245 V25	EQU	25					
		0000001A 0000001B	00000001	1246 V26 1247 V27	EQU EQU	26 27					
		0000001C	00000001	1248 V28	EQU	28					
		0000001D 0000001E	00000001	1249 V29 1250 V30	EQU	22 23 24 25 26 27 28 29 30 31					
		000001F	0000001	1251 V31 1252	EQU	31					
				1253	END						

SYMB0L	TYPE	VALUE	LENGTH	<b>DEFN</b>	REFERE	NCES											
EGI N	I	00000200	2	153	118	149	150	151									
C	Ü	00000200	~ 1	521	264	143	100	131									
			1			271											
CFOUND	X	000010F0	1	494	251	2/1											
CMASK	Ü	000000A	1	522	223												
CMSG	U	00000340	1	240	235												
CPRTEXP	C	00001097	1	474	268												
CPRTGOT	C	000010A7	1	477	275												
CPRTLI NE	C	00001054	16	469	479	278											
CPRTLNG	U	00000055	1	479	277												
CPRTNAME	C	00001081	8	472	261												
CPRTNUM	Č	00001064	3	470	259												
CPSW	F	00001004 000010E8	4	493	248	670	700	730	760	790	820	850	880	910	940	970	1006
CFSW	r	OOOOTOEO	4	493						790	020	630	000	310	340	370	1000
TI DO	г	00000574		410		1066	1096	1126	1156								
TLRO	F	00000574	4	413	163	164	165	166	070	074	000	000	000	001	000	000	
ECNUM	Ç	000010D5	16	489	256	258	<b>265</b>	<b>267</b>	272	274	<b>290</b>	292	<b>299</b>	301	306	308	
6TEST	4	0000000	32	515	214												
6TESTS	F	00001878	4	1168	205												
DIT	X	000010A9	18	484	257	266	273	291	300	307							
NDTEST	U	00000448	1	328	210												
0J	Ť	00000558	$\bar{4}$	403	198	331											
0JPSW	D	00000548	8	401	403	001											
AILCONT	Ŭ	00000348	1	318	281												
	F		1			220											
ALLED	_	00001000	4	442	320	329											
AILMSG	Ū	000003D0	1	288	230												
AILPSW	D	00000560	8	405	407												
AI LTEST	Ι	00000570	4	407	332												
B0001	F	000002A0	8	182	186	187	189										
4	U	0000007	1	519	298												
MAGE	1	00000000	6348	0													
	Ū	00000400	1	426	427	428	429										
64	Ŭ	00010000	ī	428	1~'	120	120										
Б Б	_	00010000	1	520	242	305											
	U		1		242	303											
B	Ū	00100000	1	429	40=	0.40											
SG	Ī	00000490	4	363	197	346											
SGCMD	C	000004DE	9	393	376	377											
<b>SGMSG</b>	C	000004E7	95	394	370	391	368										
SGMVC	I	000004D8	6	391	374												
SGOK	I	000004A6	2	372	369												
SGRET	Î	000004C6	$\tilde{4}$	387	380	383											
<b>BGSAVE</b>	Ī	000004C0 000004CC	4	390	366	387											
EXTE6	U	000004CC 000002F4	4	207	233	323											
			1														
PNAME	C	00000010	8	527	261	295											
AGE	U	00001000	1	427													
RT3	C	000010BF	18	487	257	258	259	266	267	268	273	274	275	291	292	293	300
					301	302	307	308	309								
RTI 4	C	00001044	3	456	302												
RTLINE	C	00001008	16	451	461	312											
RTLNG	Ŭ	0000004C	1	461	311												
RTM5	Č	00000040	2	459	309												
RTNAME	Č	00001031	8	454	295												
	C																
RTNUM	C	00001018	3	452	293	100	400	400	400	400	400	40-	040	040	C4~	c~~	044
0	U	0000000	1	1199	112	163	166	186	188	189	190	195	212	216	217	277	311
					319	320	345	347	<b>363</b>	366	368	370	372	387	669	699	729
					759	<b>789</b>	819	849	879	909	939	969	1005	1035	1065	1095	1125
					1155												

REA7 REA8 REA9 READDR REG2LOW REG2PATT RELEN RPTDWSAV RPTERROR RPTSAVE RPTSVR5 SHAMT  SKLOOO1 SVOLDPSW T1 T10 T11 T12 T13 T14 T15 T16 T17 T2 T3 T4 T5	TYPE  A A A A U U A D I F F U U C U A A A A A A A A	VALUE  00001414 0000147C 000014E4 0000001C 000000DD AABBCCDD 00000018 00000480 00000456 00000474 00000478 0000000B  0000006B 0000006B 0000022A 00000140 00001188 00001530 00001598 00001600	LENGTH  4 4 4 4 1 1 1 4 8 4 4 1 1 26 0 4 4	841 871 901 530 432 431 529 356 340 353 354 523	228  345 279 340 341 666 1062 195 179	347 313 350 349 696 1092	726 1122	756	786	816	846	970		936	966	1002	1032
REA8 REA9 READDR REG2LOW REG2PATT RELEN RPTDWSAV RPTERROR RPTSAVE RPTSVR5 SHAMI SKLOOO1 SKTOOO1 STOO STOO STOO STOO STOO STOO STOO	A A U U A D I F U U C U A A A A A A	0000147C 000014E4 0000001C 000000DD AABBCCDD 00000018 00000480 00000474 00000478 0000000B 0000006B 0000006B 0000022A 00001188 00001530 00001598 00001600	4 4 4 1 1 4 8 4 4 4 1 1 26 0 4 4	871 901 530 432 431 529 356 340 353 354 523	345 279 340 341 666 1062 195	313 350 349 696			786	816	846	970	000	926	966	1002	1032
EEA8 EEA9 EEADDR EEG2LOW EEG2PATT EELEN EPTDWSAV EPTERROR EPTSAVE EPTSVR5 EHAMI EKLOOO1 EKTOOO1 EKTOOO1 EXTOOO1 EXTOOO01 EXTOOO0	A A U U A D I F U U C U A A A A A A	0000147C 000014E4 0000001C 000000DD AABBCCDD 00000018 00000480 00000474 00000478 0000000B 0000006B 0000006B 0000022A 00001188 00001530 00001598 00001600	4 4 4 1 1 4 8 4 4 4 1 1 26 0 4 4	871 901 530 432 431 529 356 340 353 354 523	345 279 340 341 666 1062 195	313 350 349 696			786	816	846	970	000	926	966	1002	1032
EEA9 EEADDR EEG2LOW EEG2PATT EELEN EPTDWSAV EPTERROR EPTSVR5 EHAMI EKLOOO1 EKTOOO1 EVOLDPSW E11 E12 E13 E14 E15 E16 E17 E2	A A U U A D I F U U C U A A A A A A	000014E4 0000001C 000000DD AABBCCDD 00000018 00000480 00000474 00000478 0000000B 0000000B 0000006B 0000022A 00001188 00001530 00001598 00001600	4 4 1 1 4 8 4 4 4 1 1 26 0 4 4	901 530 432 431 529 356 340 353 354 523	345 279 340 341 666 1062 195	313 350 349 696			786	816	846	970	000	926	966	1002	1032
EEADDR EEG2LOW EEG2PATT EELEN EPTDWSAV EPTERROR EPTSVR5 EHAMI EKLOOO1 EKTOOO1 EVOLDPSW E1 E12 E13 E14 E15 E16 E17 E2	A U U A D I F F U U C U A A A A A A	0000001C 000000DD AABBCCDD 00000018 00000480 00000476 00000478 0000000B 0000006B 0000022A 00001188 00001530 00001598 00001600	4 1 1 4 8 4 4 4 1 1 26 0 4 4	530 432 431 529 356 340 353 354 523	345 279 340 341 666 1062 195	313 350 349 696			786	816	846	970	000	926	966	1002	1032
EG2LOW EG2PATT ELEN PTDWSAV PTERROR PTSAVE PTSVR5 HAMT  KL0001 KT0001 VOLDPSW 1 10 11 12 13 14 15 16 17 12	U U A D I F F U U C U A A A A A A A	000000DD AABBCCDD 00000018 00000480 00000456 00000474 00000478 0000000B  0000006B 0000022A 00000140 00001530 00001598 00001600	8 4 4 4 1 1 26 0 4 4	432 431 529 356 340 353 354 523 179 176	345 279 340 341 666 1062 195	313 350 349 696			786	816	846	970	000	926	966	1002	1032
EEG2PATT EELEN EPTDWSAV EPTERROR EPTSAVE EPTSVR5 EHAMI EKLOOO1 EVOLDPSW E1 E12 E13 E14 E15 E16 E17 E2	D I F U U C U A A A A A	AABBCCDD 00000018 00000480 00000456 00000474 0000000B 0000000B 0000022A 00000140 00001530 00001598 00001600	8 4 4 4 1 1 26 0 4 4	431 529 356 340 353 354 523 179 176	279 340 341 666 1062 195	313 350 349 696			786	816	846	970	000	926	966	1002	1032
RELEN RPTDWSAV RPTERROR RPTSAVE RPTSVR5 SHAMI SKLOOO1 SKTOOO1 SVOLDPSW C1 C10 C11 C12 C13 C14 C15 C16 C17 C2 C3 C3 C4 C5	D I F U U C U A A A A A	00000018 00000480 00000456 00000474 0000000B 0000000B 00000022A 00000140 00001188 00001530 00001598 00001600	8 4 4 4 1 1 26 0 4 4	529 356 340 353 354 523 179 176	279 340 341 666 1062 195	313 350 349 696			786	816	846	970	000	926	966	1002	1032
RPTDWSAV RPTERROR RPTSAVE RPTSVR5 SHAMI SKL0001 SKT0001 SVOLDPSW C1 C10 C11 C12 C13 C14 C15 C16 C17 C2 C3 C4 C5	D I F U U C U A A A A A	00000480 00000456 00000474 00000478 0000000B 0000006B 0000022A 00000140 00001188 00001530 00001598 00001600	8 4 4 4 1 1 26 0 4 4	356 340 353 354 523 179 176	279 340 341 666 1062 195	313 350 349 696			786	816	846	970	000	ggg	966	1002	1032
EPTERROR EPTSAVE EPTSVR5 EHAMI EKLOOO1 EKTOOO1 EVOLDPSW E1 E10 E11 E12 E13 E14 E15 E16 E17 E2	I F U U C U A A A A A	00000456 00000474 00000478 0000000B 0000006B 0000022A 00000140 00001188 00001530 00001598 00001600	4 4 4 1 1 26 0 4 4	340 353 354 523 179 176	279 340 341 666 1062 195	313 350 349 696			786	816	846	070	000	926	966	1002	1032
EPTSAVE EPTSVR5 EHAMI  SKL0001 EKT0001 EVOLDPSW  11 E10 E11 E12 E13 E14 E15 E16 E17 E2 E3 E4	U U C U A A A A A A	00000474 00000478 0000000B 0000006B 0000022A 00000140 00001188 00001530 00001598 00001600	4 4 1 1 26 0 4 4	353 354 523 179 176	340 341 666 1062 195	350 349 696			786	816	<b>84</b> 6	070	000	926	966	1002	1032
RPTSVR5 SHAMF  SKL0001 SKT0001 SVOLDPSW  T1 T10 T11 T12 T13 T14 T15 T16 T17 T2	U U C U A A A A A A	00000478 0000000B 0000006B 0000022A 00000140 00001188 00001530 00001598 00001600	4 1 26 0 4 4	354 523 179 176	341 666 1062 195	349 696			786	816	846	070	000	926	966	1002	1032
SHAMI SKL0001 SKT0001 SVOLDPSW C1 C10 C11 C12 C13 C14 C15 C16 C17 C2 C3 C4 C5	U C U A A A A A A	0000000B 0000006B 0000022A 00000140 00001188 00001530 00001598 00001600	1 26 0 4 4	523 179 176	666 1062 195	696			786	816	846	070	000	926	966	1002	1032
SKL0001 SKT0001 SVOLDPSW C1 C10 C11 C12 C13 C14 C15 C16 C17 C2 C3 C4 C5	U C U A A A A A	0000006B 0000022A 00000140 00001188 00001530 00001598 00001600	1 26 0 4 4	179 176	1062 195				786	816	846	070	000	926	966	1002	1032
SKT0001 SV0LDPSW C1 C10 C11 C12 C13 C14 C15 C16 C17 C2 C3 C4	C U A A A A A A	0000022A 00000140 00001188 00001530 00001598 00001600	26 0 4 4	176	195	1092	1122	1150			0-10	876	906	JJU			
SKT0001 SV0LDPSW C1 C10 C11 C12 C13 C14 C15 C16 C17 C2 C3 C4	C U A A A A A A	0000022A 00000140 00001188 00001530 00001598 00001600	26 0 4 4	176	195		~~	1152									
SKT0001 SV0LDPSW C1 C10 C11 C12 C13 C14 C15 C16 C17 C2 C3	C U A A A A A A	0000022A 00000140 00001188 00001530 00001598 00001600	26 0 4 4	176													
SVOLDPSW C1 C10 C11 C12 C13 C14 C15 C16 C17 C2 C3 C4	U A A A A A A	00000140 00001188 00001530 00001598 00001600	0 4 4			196											
71 710 711 712 713 714 715 716 717 72	A A A A A	00001188 00001530 00001598 00001600	4 4		1.0	100											
710 711 712 713 714 715 716 717 72 73	A A A A A	00001530 00001598 00001600	4	650	1171												
711 712 713 714 715 716 717 72 73	A A A A	00001598 00001600		920	1180												
T12 T13 T14 T15 T16 T17 T2 T3	A A A	00001600	A	920 950	1180												
713 714 715 716 717 72 73 74	A A A		4														
714 715 716 717 72 73 74	A A		4	986	1182												
115 116 117 12 13 14	A	00001668	4	1016	1183												
116 117 12 13 14 15		000016D0	4	1046	1184												
17 2 3 4 5	A	00001738	4	1076	1185												
2 3 4 5	A	000017A0	4	1106	1186												
'2 '3 '4 '5	A	00001808	4	1136	1187												
73 74 75	A	000011F0	4	680	1172												
74 75	A	00001258	4	710	1173												
<b>5</b>	A	000012C0	$ar{4}$	740	1174												
	A	00001328	$ar{4}$	770	1175												
<b>16</b>	A	00001320	4	800	1176												
7	A	00001350 000013F8	4	830	1177												
<b>18</b>	_	00001318		860	1178												
	A		4														
[9	A	000014C8	4	890	1179												
ESTCC	Ī	0000033C	4	235	225												
TESTI NG	F	00001004	4	443	217												
TESTREST	U	00000324	1	227	244												
CNUM	H	0000004	2	517	216	255	289										
<b>SUB</b>	A	00000000	4	516	220												
TABLE	F	00001878	4	1170													
<b>'0</b>	U	00000000	1	1220													
/ <b>1</b>	Ū	00000001	1	1221	219	667	668	697	698	727	728	757	<b>758</b>	<b>787</b>	788	817	818
					847	848	877	878	907	908	937	938	967	968	1003	1004	1033
					1034	1063	1064	1093	1094	1123	1124	1153	1154	300			_ 3 0 0
<b>'10</b>	U	000000A	1	1230	1001	1000	1001	1000	1001	1120	~ -	1100	1101				
111	Ü	0000000A	1	1231													
12	Ü	0000000B	1	1232													
13	U		1	1232 1233													
	_	000000D	I 1														
14	U	000000E	Ţ	1234													
15	U	000000F	1	1235													
16	U	00000010	1	1236													
17	U	00000011	1	1237													
18	U	00000012	1	1238													
19	U	0000013	1	1239													
1FUDGE	X	00001128	16	503	219												
11 NPUT	Č	00001138	16	504	~_0												
10UTPUT	X	00001108	16	501	229	668	698	728	758	788	818	848	878	908	938	968	1004

		0 zvec REFEREN														18: 57: 35		
CHECK FTABLE	63 598	172 1169																
RI_F	542	647	677	707	737	767	797	827	857	887	917	947	983	1013	1043	1073	1103	1133

