#### Performance-based assessments for digital circuit competencies

This worksheet and all related files are licensed under the Creative Commons Attribution License, version 1.0. To view a copy of this license, visit http://creativecommons.org/licenses/by/1.0/, or send a letter to Creative Commons, 559 Nathan Abbott Way, Stanford, California 94305, USA. The terms and conditions of this license allow for free copying, distribution, and/or modification of all licensed works by the general public.

The purpose of these assessments is for instructors to accurately measure the learning of their electronics students, in a way that melds theoretical knowledge with hands-on application. In each assessment, students are asked to predict the behavior of a circuit from a schematic diagram and component values, then they build that circuit and measure its real behavior. If the behavior matches the predictions, the student then simulates the circuit on computer and presents the three sets of values to the instructor. If not, then the student then must correct the error(s) and once again compare measurements to predictions. Grades are based on the number of attempts required before all predictions match their respective measurements.

You will notice that no component values are given in this worksheet. The *instructor* chooses component values suitable for the students' parts collections, and ideally chooses different values for each student so that no two students are analyzing and building the exact same circuit. These component values may be hand-written on the assessment sheet, printed on a separate page, or incorporated into the document by editing the graphic image.

This is the procedure I envision for managing such assessments:

- 1. The instructor hands out individualized assessment sheets to each student.
- 2. Each student predicts their circuit's behavior at their desks using pencil, paper, and calculator (if appropriate).
- 3. Each student builds their circuit at their desk, under such conditions that it is impossible for them to verify their predictions using test equipment. Usually this will mean the use of a multimeter only (for measuring component values), but in some cases even the use of a multimeter would not be appropriate.
- 4. When ready, each student brings their predictions and completed circuit up to the instructor's desk, where any necessary test equipment is already set up to operate and test the circuit. There, the student sets up their circuit and takes measurements to compare with predictions.
- 5. If any measurement fails to match its corresponding prediction, the student goes back to their own desk with their circuit and their predictions in hand. There, the student tries to figure out where the error is and how to correct it.
- 6. Students repeat these steps as many times as necessary to achieve correlation between all predictions and measurements. The instructor's task is to count the number of attempts necessary to achieve this, which will become the basis for a percentage grade.
- 7. (OPTIONAL) As a final verification, each student simulates the same circuit on computer, using circuit simulation software (Spice, Multisim, etc.) and presenting the results to the instructor as a final pass/fail check.

These assessments more closely mimic real-world work conditions than traditional written exams:

- Students cannot pass such assessments only knowing circuit theory or only having hands-on construction and testing skills they must be proficient at both.
- Students do not receive the "authoritative answers" from the instructor. Rather, they learn to validate their answers through real circuit measurements.
- Just as on the job, the work isn't complete until all errors are corrected.
- Students must recognize and correct their own errors, rather than having someone else do it for them.
- Students must be fully prepared on exam days, bringing not only their calculator and notes, but also their tools, breadboard, and circuit components.

Instructors may elect to reveal the assessments before test day, and even use them as preparatory labwork and/or discussion questions. Remember that there is absolutely nothing wrong with "teaching to

the test" so long as the test is valid. Normally, it is bad to reveal test material in detail prior to test day, lest students merely memorize responses in advance. With performance-based assessments, however, there is no way to pass without truly understanding the subject(s).

Competency: Logic p	probe circuit	Version:
Schematic		
+V <b>~</b>		
R <sub>pot1</sub>	R <sub>pot2</sub> U <sub>1</sub>	$R_1$ "High" $R_2$ "Low"
Gnd <del>≺</del>		
Given conditions		
$V_{High} =$	$R_{pot1} = R_{pot2} =$	
$V_{ m Low} =$	$R_1 = R_2 =$	
Parameters		
Pre	dicted Tested	
LED status		$V_{probe} \ge V_{High}$
LED status		$V_{probe} \le V_{Low}$
Fault analysis		
Suppose component open other shorted		
What will happen in		

 $\underline{\mathrm{file}\ 02851}$ 

Use circuit simulation software to verify your predicted and measured parameter values.

## Notes 1

I recommend the use of the LM339 comparator for this circuit.

An extension of this exercise is to incorporate troubleshooting questions. Whether using this exercise as a performance assessment or simply as a concept-building lab, you might want to follow up your students' results by asking them to predict the consequences of certain circuit faults.

Competency:	OR gate, diode-resistor logic	Version:
Schematic	<u> </u>	
Constitution	$\begin{array}{c c} +V \\ \hline \\ B \\ \hline \\ D_2 \\ \hline \end{array}$	Output
Given conditio	ns	
$V_{\rm DD} =$	$R_{ m pulldown} =$	
Tratif table		
	Predicted	Actual
	A B Output	A B Output
	0 0	0 0
	0 1	0 1
	1 0	1 0
		1   1
E. R	T	
Fault analysis	open	other
Suppose com	nponent fails short	
What will hap	pen in the circuit?	

<u>file 02787</u>

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 2

The choice of diodes is not critical in a circuit where the inputs come from manually actuated switches. Neither is the choice of resistor sizes (10 k $\Omega$ ) works just fine, especially when the only thing loading the output is the student's logic probe or voltmeter.

Compotonovi	AND gate, diode-resistor lo	ogic Version:
	AND gate, diode-resistor ic	yersion.
Schematic	$\begin{array}{c c} A & D_1 \\ \hline & B \\ \hline & D_2 \\ \hline \end{array}$	R <sub>pullup</sub> Output
Given condition	ons	
$V_{\mathrm{DD}}$ =	$R_{pullup} =$	
Trutti table		
	Predicted	Actual
	A B Output	A B Output
	0 0	0 0
	0 1	0 1
	1 0	1 0
	1 1	
	1	
Fault analysis		en other
Suppose component fails shorted		
What will hap	ppen in the circuit?	
·	•	

file 02788

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 3

It should be noted that the input states in this circuit are defined by the voltage levels, not by the contact status. In other words, a closed contact equals a "low" (0) logic state.

The choice of diodes is not critical in a circuit where the inputs come from manually actuated switches. Neither is the choice of resistor sizes (10 k $\Omega$ ) works just fine, especially when the only thing loading the output is the student's logic probe or voltmeter.

Competency:	OR gate, simple BJT logic	Version:
Schematic Schematic	On gate, simple Bot logic	V CISIOII.
	V <sub>CC</sub> A B	$V_{CC}$ $Q_2$ $R_{pulldown}$
Given condition	one l	
Olveri coriditio	0113	
$V_{CC} =$	$ m R_{pulldown} =$	
Truth table		
	Predicted	Actual
	A B Output	A B Output
	0 0	0 0
	0 1	0 1
	1 0	1 0
	1 1	1 1
Fault analysis		
Suppose component open other shorted		
What will happen in the circuit?		

file 02794

Use circuit simulation software to verify your predicted and actual truth tables.

# Notes 4

Nothing special to note here!


Competency:	AND gate, simple BJT logic	c Version:
Schematic		
	$V_{EE}$ $R_{pullu}$ $Q_1$	Output
Given condition	ns	
$V_{EE} =$	$ m R_{pullup} =$	
Truth table		
Train table	Predicted	Actual
	A B Output	A B Output
	0 0	0 0
	0 1	0 1
	1 0	1 0
	1 1	1 1
Fault analysis		
		en other
Suppose component fails shorted		
What will happen in the circuit?		
•	•	

 $\underline{\mathrm{file}\ 02793}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 5

It needs to be understood that this is an AND gate only if you consider the "0" and "1" states as defined by voltage levels with respect to ground, and not by switch actuation. Many students assume an actuated (pushed) switch is a "1" input and a de-actuated (unpushed) switch is a "0" input. Not necessarily so! In this circuit, the switches are connecting inputs to *ground*. This means a closed (actuated) switch provides a low (0) input state, while an open (unactuated) switch provides a high (1) input state.




<u>file 02792</u>

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 6

The transition from ladder logic diagram to actual relay wiring is a confusing one for many students. This is what I consider to be the most significant learning objective of this exercise: figuring out how to build the circuit, not necessarily understanding the logical function of it.




<u>file 02791</u>

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 7

The transition from ladder logic diagram to actual relay wiring is a confusing one for many students. This is what I consider to be the most significant learning objective of this exercise: figuring out how to build the circuit, not necessarily understanding the logical function of it.




 $\underline{\mathrm{file}\ 02789}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

### Notes 8

The purpose of this exercise is for students to research what type of IC this is (from the given part number for  $U_1$ ), its pinout, and then predict and prove its operation using truth tables to document the results. You, as the instructor, may select any 14-pin CMOS or TTL logic IC that you wish. Students are to draw the logic gate symbol within the rectangle of  $U_1$ , then connect that symbol to the input switches and output LED.

It needs to be understood that the "0" and "1" states are defined by voltage levels with respect to ground, and not by switch actuation. Many students assume an actuated (pushed) switch is a "1" input and a de-actuated (unpushed) switch is a "0" input. Not necessarily so! In this circuit, the switches are connecting inputs to *ground*. This means a closed (actuated) switch provides a low (0) input state, while an open (unactuated) switch provides a high (1) input state.



 $\underline{\mathrm{file}\ 02795}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

#### Notes 9

Something omitted from too many basic digital electronics texts is a thorough discussion on interfacing IC logic gates with high-power devices, usually using relays. This is a very important subject, however, because many devices we wish to control with digital logic circuits are too power-hungry to directly drive with the logic gate outputs! Here, students get the opportunity to experiment with how to make a logic gate (CMOS, preferably) drive an electric motor.

One component value you may wish to have your students size themselves is resistor  $R_3$ , being the base current limiting resistor for transistor  $Q_1$ . It must be sized such that the transistor is saturated with the gate output in the HIGH state, yet not allowing so much base current that the transistor becomes damaged. Figuring out an appropriate size for this resistor is a very practical exercise, forcing students to review transistor theory (calculations with  $\beta$ ) as well as consider characteristics of the load.

It may be advisable (especially if the logic gate is TTL and requires a precise 5.0 volt power supply) to have a separate source of power for the electric motor.

#### Competency: Combinational logic circuit Version: Schematic $\boldsymbol{R}_{pullup}$ В С Given conditions $V_{\mathrm{DD}} =$ $R_{pullup} =$ $R_{limit} =$ Truth table Predicted Actual ВС Output Output BC $0 \mid 0$ 0 1

 $\underline{\mathrm{file}\ 01620}$ 


Use circuit simulation software to verify your predicted and actual truth tables.

### Notes 10

It should be noted that the input states in this circuit are defined by the voltage levels, not by the contact status. In other words, a closed contact equals a "low" (0) logic state.

I strongly recommend having students build their logic circuits with CMOS chips rather than TTL, because of the less stringent power supply requirements of CMOS. I also recommend drawing a combinational circuit using four gates, because this is the common number of two-input gates found on 14-pin DIP logic chips.

# Question 11




 $\underline{\mathrm{file}\ 02855}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 11

I strongly recommend having students build their logic circuits with CMOS chips rather than TTL, because of the less stringent power supply requirements of CMOS. I also recommend drawing a combinational circuit using four gates, because this is the common number of two-input gates found on 14-pin DIP logic chips.

# Question 12




 $\underline{\mathrm{file}\ 02856}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 12

I strongly recommend having students build their logic circuits with CMOS chips rather than TTL, because of the less stringent power supply requirements of CMOS. I also recommend drawing a combinational circuit using four gates, because this is the common number of two-input gates found on 14-pin DIP logic chips.



 $\underline{\mathrm{file}\ 02857}$ 


Use circuit simulation software to verify your predicted and actual truth tables.

### Notes 13

It should be noted that the input states in this circuit are defined by the voltage levels, not by the contact status. In other words, a closed contact equals a "low" (0) logic state.

I strongly recommend having students build their logic circuits with CMOS chips rather than TTL, because of the less stringent power supply requirements of CMOS. I also recommend drawing a combinational circuit using four gates, because this is the common number of two-input gates found on 14-pin DIP logic chips.

# Question 14




 $\underline{\mathrm{file}\ 02858}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

### Notes 14

It should be noted that the input states in this circuit are defined by the voltage levels, not by the contact status. In other words, a closed contact equals a "low" (0) logic state.

I strongly recommend having students build their logic circuits with CMOS chips rather than TTL, because of the less stringent power supply requirements of CMOS. I also recommend drawing a combinational circuit using four gates, because this is the common number of two-input gates found on 14-pin DIP logic chips.




 $\underline{\mathrm{file}\ 02859}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

### Notes 15

It should be noted that the input states in this circuit are defined by the voltage levels, not by the contact status. In other words, a closed contact equals a "low" (0) logic state.

I strongly recommend having students build their logic circuits with CMOS chips rather than TTL, because of the less stringent power supply requirements of CMOS. I also recommend drawing a combinational circuit using four gates, because this is the common number of two-input gates found on 14-pin DIP logic chips.



 $\underline{\mathrm{file}\ 02809}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 16

It should be noted that the input states in this circuit are defined by the voltage levels, not by the contact status. In other words, a closed contact equals a "low" (0) logic state.

Here are some suggested Boolean expressions for your students to build gate circuits from:

- Output = AB + A
- Output =  $\overline{A}B + A$
- Output = (A + B)A
- Output = (A + B)B
- Output =  $\overline{A} + B$
- Output =  $A + \overline{B}$
- Output =  $\overline{A}B$
- Output =  $A\overline{B}$

Competency: <b>(</b>	Gate circuit fro	n Boolean exp	ression	Version:
Boolean expres		<u></u>		
Output =				
Schematic				
R <sub>pullup</sub>	D V <sub>DD</sub> V <sub>DD</sub>			$R_{limit}$
Truth table				
	Predicted		Actual	
A	A B C Output	A	B C Outpu	t
0	<del>                                     </del>	0	0 0	
0			0 1	
0		0	1 0	
1	+ + + +		0 0	_
1			0 1	_
1	+++		1 0	
1		1	1 1	
			<u> </u>	<u> </u>

file 02810

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 17

It should be noted that the input states in this circuit are defined by the voltage levels, not by the contact status. In other words, a closed contact equals a "low" (0) logic state.

Here are some suggested Boolean expressions for your students to build gate circuits from:

- Output = AB + C
- Output = (A+B)C
- Output =  $\overline{A} + BC$
- Output =  $\overline{A}B + C$

Compaton av Cata sive vit from twith table				Version	
Competency: <b>Gate circuit from truth table</b> Truth table				Versio	11.
Trutt table					
Given		4	Act	ual	
A B C Output	A	В	С	Output	
0 0 0	0	0	0		
0 0 1	0	0	1		_
0 1 0	0	1	0		
0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0	0	0		
1 0 1	1	0	1		-
1 1 0	1	1	0		-
1 1 1	1	1	1		
					_
Schematic					
Schematic					
$rac{ extsf{V}_{ extsf{DD}}}{ extsf{I}} rac{ extsf{V}_{ extsf{DD}}}{ extsf{I}} rac{ extsf{V}_{ extsf{DD}}}{ extsf{I}}$					
$R_{pullup}$ $\gtrless$ $\gtrless$ $\gtrless$					
$\langle \cdot \cdot \cdot \cdot \cdot \rangle$					
A					1
ВС					
/ c					R <sub>limit</sub>
					_ >
					$R_{limit} \geqslant$
<del>-</del>					<u> </u>

file 02134

Use circuit simulation software to verify your predicted and actual truth tables.


## Notes 18

It should be noted that the input states in this circuit are defined by the voltage levels, not by the contact status. In other words, a closed contact equals a "low" (0) logic state.

Suggested truth tables include the following (encoded as Boolean SOP statements):

- $AB\overline{C} + ABC$
- $\overline{A}B\overline{C} + \overline{A}BC$
- $\bullet \ \overline{A}B\overline{C} + \overline{A}BC + \overline{A}\ \overline{B}\ \overline{C}$
- $A\overline{B}\overline{C} + A\overline{B}C$
- $AB\overline{C} + A\overline{B}\overline{C} + \overline{A}\overline{B}\overline{C}$
- $\overline{A}BC + \overline{A}\overline{B}C + \overline{A}\overline{B}\overline{C}$
- $ABC + \overline{A}BC + AB\overline{C}$
- $A\overline{B}C + \overline{A}\overline{B}C + \overline{A}\overline{B}\overline{C}$
- $ABC + A\overline{B}C + \overline{A}\overline{B}C$

I strongly recommend having students build their logic circuits with CMOS chips rather than TTL, because of the less stringent power supply requirements of CMOS. I also recommend drawing a combinational circuit using four gates, because this is the common number of two-input gates found on 14-pin DIP logic chips.



 $\underline{\mathrm{file}\ 03009}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 19

It should be noted that the input states in this circuit are defined by the voltage levels, not by the contact status. In other words, a closed contact equals a "low" (0) logic state.

Here, the arrangement of the input letters D, C, B, and A is purposeful: D represents the most significant bit, while A represents the least significant bit, just like the IC datasheets typically order the input lines.

Normally, I draw LEDs in the schematic to give visual indication of output states. Here, due to the sheer number of required LEDs (16), I decided not to. However, students with access to lots of LEDs may choose to add them to their circuits, because visual indicators do make the circuit's function easier to understand.

If the decoder IC has enable inputs, the students must figure out what to do with them to make the circuit function!

Competency: Arbitrary logic function using mux Vers	sion:
Truth table	
Given Actual	
C B A Output C B A Outp	put
0 0 0	
0 0 1 0 0 1	
0 1 0 0 1 0	
0 1 1	
1 0 0	
1 0 1	
1 1 0	
Schematic You draw it, in its entirety!	
Tou draw it, iii its entirety:	

<u>file 03008</u>

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 20

The purpose of this exercise is for students to connect a multiplexer to fulfill an arbitrary logic function specified by the instructor, thus showing the flexibility of the technique.

Here, the arrangement of the input letters C, B, and A is purposeful: C represents the most significant bit, while A represents the least significant bit, just like the IC datasheets typically order the input lines.

Competency: NAND gate universality	Version:
Description	
Emulate the specified logic fur nothing but interconnected N	
Emulated function (instructor checks one b	ox)
AND OR	NOR
Diagram	
R <sub>pullup</sub> S S	R <sub>limit</sub>
Truth table	
Predicted	Actual
A B Output 0 0 0 0 1 1 0 1 1 1 1	0 1 0

<u>file 02807</u>

Use circuit simulation software to verify your predicted and actual truth tables.

# Notes 21

Here, I let students choose appropriate values for  $R_{pullup}$  and  $R_{limit}$ , rather than specify them as given conditions.

Competency: NOR gate universality	Version:
Description	
Emulate the specified logic nothing but interconnected	•
Emulated function (instructor checks one	e box)
AND OR	NAND
Diagram	
R <sub>pullup</sub> A  B	R <sub>limit</sub>
Truth table	
Predicted  A B Output  0 0  1 1  1 0  1 1	Actual  A B Output  0 0  1 1  1 0  1 1


 $\underline{\mathrm{file}\ 02808}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

# Notes 22

Here, I let students choose appropriate values for  $R_{pullup}$  and  $R_{limit}$ , rather than specify them as given conditions.

Question 23



 $\underline{\mathrm{file}\ 03988}$ 


Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 23

Pushbutton switches are recommended over toggle switches for demonstrating a latch circuit. When the contacts are momentary, the latching characteristics of the circuit becomes more evident to see.

I have intentionally requested students try different resistance values for  $R_{limit}$  so they may see the effects of gate output loading, and the importance of proper logic level voltages. Students should try undersized resistors (10  $\Omega$ , perhaps) on both LEDs to generate this problem, and then use oversized resistors (1000  $\Omega$ , perhaps) to make the problem go away. Large-valued limiting resistors will cause the LEDs to be dim, but will also restore workable voltage levels so that "high" output states are actually interpreted as "high" when fed back to the gate inputs.

Question 24



 $\underline{\mathrm{file}\ 03989}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 24

Pushbutton switches are recommended over toggle switches for demonstrating a latch circuit. When the contacts are momentary, the latching characteristics of the circuit becomes more evident to see.

I have intentionally requested students try different resistance values for  $R_{limit}$  so they may see the effects of gate output loading, and the importance of proper logic level voltages. Students should try undersized resistors (10  $\Omega$ , perhaps) on both LEDs to generate this problem, and then use oversized resistors (1000  $\Omega$ , perhaps) to make the problem go away. Large-valued limiting resistors will cause the LEDs to be dim, but will also restore workable voltage levels so that "high" output states are actually interpreted as "high" when fed back to the gate inputs.

# Competency: S-R latch circuit Version: Description Build an S-R latch circuit using either NAND or NOR gates Schematic Truth table Predicted Actual $A \mid B$ A B Q 0 0 0 0 0 1 0 1 1 0 0

file 01621

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 25

Pushbutton switches are recommended over toggle switches for demonstrating a latch circuit. When the contacts are momentary, the latching characteristics of the circuit becomes more evident to see.

If students use LEDs to indicate the Q and  $\overline{Q}$  output states, they may experience trouble with the circuit not latching as it should. This is an excellent example of gate output loading, and the importance of proper logic level voltages. If such problems are encountered, advise the student(s) to use over-sized (too large) LED dropping resistors. This will cause the LEDs to be dim, but restore workable voltage levels so that "high" output states are actually interpreted as "high" when fed back to the gate inputs.

Competency: J-K flip-flop IC	Version:
Description  Demonstrate the "set," "reset," and  J-K flip-flop integrated circuit.	"toggle" modes of a
$\begin{array}{c c} & & & & & & & & & & & & & & & & & & &$	
Parameters	
"Set" mode demonstrated "Reset" mode demonstrated	
"Toggle" mode demonstrated	

 $\underline{\mathrm{file}\ 02900}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 26

In this activity, students are asked to figure out how to wire the inputs of the J-K flip-flop circuit, and also how to demonstrate the three modes (Set, Reset, and Toggle). Students will have to properly set up their square-wave signal generators to create a workable clock pulse. This not only means a clock pulse at the correct voltage levels, but also one that is slow enough to allow them to clearly see the toggling of the flip-flop.

A great thing to do here is have students use a logic probe to sense the clock pulse and compare that frequency with the blinking of the Q and  $\overline{Q}$  LEDs.

Competency: 2-bit flip	o-flop counte	r circ	uit		Ve	ersio	on:		
Description									
Build a 2-bit o	counter circuit	using	g indiv	ridual J-	-K flip	o-flo	ps.		
Schematic									
					1				
						\		6	
					4	7		(-	
				D	Į		ъ	•	Į
				$R_{lin}$	nit \{		$\mathbf{K}_{\mathbf{l}}$	imit	>
					4	_		_	<u>L</u>
Count or success					-				
Count sequence	Output tim	ina di	iagran	n as sh	own	bv (	osci	lloso	cope
			lag/an	1 1					σορο
Predicted Actu	ual			<u> </u>					
				<u> </u>					
Time				#					
		<u> </u>	<del> </del>	<u> </u>	<u> </u>				
				1					
				‡					
Identify the counting		200:11-	2225 =	diantar	(00. 4	 ∩4 -	10		14\
Identify the counting	y states on the t	JSCIIIO	scope	uispiay	(00, (	JI,	IU, á	anu	11).

 $\underline{\mathrm{file}\ 02947}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 27

One lesson of digital circuits many students learn the hard way is the importance of not leaving CMOS inputs floating. In this case, the lesson is often learned in the form of leaving asynchronous inputs of the J-K flip-flops floating (preset, clear, or both). Be sure to check to see that all chip inputs are accounted for before passing students on this competency. If you see an input floating, touch the chip pin with a pen or pencil and let your students see the effect static has on their circuit!

Competency: 4-bit flip-	flop counter cir	cuit V	ersion:
Description			
Build a 4-bit co	unter circuit usin	g individual J-K fl	lip-flops
Schematic			
	$R_{limit}$ $R_{li}$	R <sub>limit</sub>	R <sub>limit</sub>
Count sequence			
·	Predicted	Actual	
Time ↓ •			

 $\underline{\mathrm{file}\ 02135}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 28

I strongly recommend having students build their logic circuits with CMOS chips rather than TTL, because of the less stringent power supply requirements of CMOS.

Competency: 4-bit up/down counter IC	Version:
Description	
Configure a 4-bit counter IC to count either up depending on the position of a selector switch. the schematic diagram to show the switch and necessary components/connections.	Complete
Schematic	
$\begin{array}{c c} & & & \\ & & \\ V_{clock} \\ \hline \\ & \\ \hline \\ & \\ \end{array}$	
Count sequence	
Counts in the "up" direction  Counts in the "down" direction	

 $\underline{\text{file } 02957}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 29

Students are to research the datasheet for their particular IC and figure out from that what connections and timing sequences they need to make the circuit perform as requested. It is very important for students to learn to interpret manufacturers' datasheets!

I recommend a slow clock frequency (1 Hz or so) to allow for easy viewing of the count sequence.

Competency: BCD to 7-segment decoder/driver IC Version:
Schematic
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Parameters
All numerals (0 through 9) demonstrated
Fault analysis open other
Suppose component fails shorted  What will happen in the circuit?

<u>file 03010</u>

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 30

Students are left on their own to figure out what they must do with the other inputs (lamp test, BI, RBI, etc.) to make the decoder/driver chip function properly.

Competency: Decade counter circuit	Version:
Schematic	
Counter IC Display of Reset  Reset  RST  Event switch  CTR  CIk  D	a
Details purposely omitted from sci	hematic diagram
Given conditions	
$\mathbf{U}_1 = \mathbf{U}_2 =$	
Parameters	
Counter increments with each physical counting from 0 to 9 and then resetting to 0 again. Count sequence exhibits counts and no missed events.	g back

 $\underline{\mathrm{file}\ 03851}$ 

Use circuit simulation software to verify your predicted and measured parameter values.

## Notes 31

I have purposely left the details of the schematic diagram vague, so that students must do a lot of datasheet research on their own to figure out how to make an event counter circuit. You may choose to give your students part numbers for the integrated circuits, or choose not to, depending on how capable your students are. The point is, they must figure out how to make the ICs work based on what they read from the manufacturer.

Something else students will probably have to do is de-bounce the event switch. Some event switches are inherently bounceless, while others are definitely not. Switch debouncing is something your students need to learn about and integrate into this circuit.

An extension of this exercise is to incorporate troubleshooting questions. Whether using this exercise as a performance assessment or simply as a concept-building lab, you might want to follow up your students' results by asking them to predict the consequences of certain circuit faults.

Competency: Binary counter as frequency divider Version:
Schematic
$f_{clock} \qquad \begin{array}{ c c c c c c c c c c c c c c c c c c c$
Given conditions
Given conditions
$\mathbf{f_{clock}} =$
Parameters
$\begin{array}{c c} & \text{Predicted} & \text{Measured} \\ f_{Q0} & & & & \\ f_{Q1} & & & & \\ f_{Q1} & & & & \\ f_{Q2} & & & & \\ f_{Q3} & & & & \\ \end{array}$

 $\underline{\mathrm{file}\ 02959}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 32

Students are to research the datasheet for their particular IC and figure out from that what connections and timing sequences they need to make the circuit perform as requested. It is very important for students to learn to interpret manufacturers' datasheets!

I recommend a slow clock frequency (1 Hz or so) to allow for easy viewing of the shift patterns. To conserve the number of necessary input switches, I allow students to hard-wire the data inputs ( $D_0$  through  $D_3$ ). This means they only need switches to control the mode of the shift register (parallel load, shift right, shift left, and shift inhibit).

Competer	ncy: 4-bit universal shift register IC Version:
Description	n
p s	Configure a 4-bit universal shift register IC to load parallel data, then shift in both directions. Complete the schematic diagram to show all switches and other necessary components/connections.
Schematic	
V <sub>clock</sub>	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Shift sequ	ence
	Loads parallel data
	Shifts right
	Shifts left

 $\underline{\mathrm{file}\ 02958}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 33

Students are to research the datasheet for their particular IC and figure out from that what connections and timing sequences they need to make the circuit perform as requested. It is very important for students to learn to interpret manufacturers' datasheets!

I recommend a slow clock frequency (1 Hz or so) to allow for easy viewing of the shift patterns. To conserve the number of necessary input switches, I allow students to hard-wire the data inputs ( $D_0$  through  $D_3$ ). This means they only need switches to control the mode of the shift register (parallel load, shift right, shift left, and shift inhibit).

Competency: Stepper motor dr	rive circuit	Version:
Description		
Design a simple circu using four pushbuttor in the correct sequen	n switches (pushin	g the switches
Schematic		
Conomato		

 $\underline{\mathrm{file}\ 01619}$ 

The real circuit you build will validate your circuit design.

## Notes 34

Use a four-pole, unipolar stepper motor for this assessment, with a power supply capable of sourcing the required current.

An extension of this exercise is to incorporate troubleshooting questions. Whether using this exercise as a performance assessment or simply as a concept-building lab, you might want to follow up your students' results by asking them to predict the consequences of certain circuit faults.

Competency: Relay start/stop motor control circuit Version:
Description
·
Build a start/stop motor control circuit using an electromechanical relay and two pushbutton switches
Schematic
Start Stop CR1
CR1 CR1
DC Motor
Fruth table
Predicted   Actual
Fault analysis open other
Suppose component shorted
What will happen in the circuit?

file 02362

The real circuit you build will validate your circuit design.

## Notes 35

An extension of this exercise is to incorporate troubleshooting questions. Whether using this exercise as a performance assessment or simply as a concept-building lab, you might want to follow up your students' results by asking them to predict the consequences of certain circuit faults.


Competency: Relay start/stop motor control circuit	Version:		
Description			
Build a start/stop motor control circuit using an electro- mechanical relay and two (momentary) pushbutton switches			
Schematic			
Parameters			
Motor latches in the energized state when "Start" switch is pressed and released			
Motor latches in the de-energized state when "Stop" switch is pressed and released			

 $\underline{\mathrm{file}\ 02390}$ 

The real circuit you build will validate your circuit design.

### Notes 36

An extension of this exercise is to incorporate troubleshooting questions. Whether using this exercise as a performance assessment or simply as a concept-building lab, you might want to follow up your students' results by asking them to predict the consequences of certain circuit faults.



 $\underline{\text{file } 03151}$ 

The real circuit you build will validate your circuit design.

#### Notes 37

An extension of this exercise is to incorporate troubleshooting questions. Whether using this exercise as a performance assessment or simply as a concept-building lab, you might want to follow up your students' results by asking them to predict the consequences of certain circuit faults.

The two diodes in this circuit are a matter of necessity: getting the circuit to work with only two sets of switch contacts per relay. Ideally, each relay would be 3PDT with separate contact sets for latching, interlocking, and motor power. To use a DPDT relay requires that one of these contact sets do double-duty. In this case, one of the contact sets on each relay handling power to the motor must also handle the job of seal-in (latching). Without the diodes in place, both relays chatter when either motion button is pressed. This is because both relay coils receive power: one coil directly through the switch; the other through the same switch, back through the motor, and then through the seal-in (latching) connection. The diodes prevent this "feed-through" to the other relay coil from happening, without interfering with the normal latching function.

# Competency: Analog-digital converter IC Version: Description Demonstrate the operation of an analog-to-digital converter integrated circuit, using a potentiometer as the variable input signal source. Schematic +VGND $\mathsf{V}_{\mathsf{DD}}$ >CLK $U_1$ $D_2$ $D_7$ $D_4$ $D_3$ $D_1$ $D_0$ $D_5$ $\boldsymbol{R}_{limit}$ Parameters Predicted Measured $\boldsymbol{V}_{resolution}$

 $\underline{\mathrm{file}\ 02950}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

#### Notes 38


In this activity, students are asked to figure out the details of configuring the ADC: what power supply voltage to use, what resistor values, etc. The best source for this information is the ADC's datasheet!

For those students who have trouble figuring out how to calculate resolution, I recommend the following formula:

$$V_{resolution} = \frac{V_{range}}{2^n - 1}$$

#### Where,

 $V_{range}$  = "Span" of analog voltage input (how many volts of range it has from 00000000 to 11111111) n = Number of output bits for the ADC



<u>file 03152</u>

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 39

Here, I let students choose appropriate values for  $R_{pulldown}$  and  $R_{limit}$ , rather than specify them as given conditions.

Competency: Logic function us	ing MCU	Version:		
Description				
Program a microcontroller (MCU) to emulate a two-input logic gate of the instructor's choosing.				
Emulated function (instructor	checks one box)			
AND OR	NAND	NOR		
Schematic				
$\frac{V_{DD}}{ }$	$\frac{V_{DD}}{\parallel}$	ı		
A B	MCU	D >		
$R_{\text{pulldown}} $ $\stackrel{>}{\underset{-}{\longrightarrow}}$ $\stackrel{ }{\underset{-}{\longrightarrow}}$		$R_{limit} \ge \frac{1}{2}$		
Program				

 $\underline{\mathrm{file}\ 03150}$ 

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 40

Here, I let students choose appropriate values for  $R_{pulldown}$  and  $R_{limit}$ , rather than specify them as given conditions.

Competency: Mo	tor speed control using MCU	Version:		
Description				
Use the Pulse-Width Modulation (PWM) capability of a microcontroller to set the speed of a DC motor.				
Schematic				
$V_{\mathrm{DD}}$				
МС	EU Out	$\frac{\perp}{=}$ $V_{motor}$		
Given conditions				
$V_{\mathrm{motor}} =$	D (duty cycle) =			
Program				

<u>file 04018</u>

Use circuit simulation software to verify your predicted and actual truth tables.

## Notes 41

Here, I let students design and build their own transistor drive circuit to interpose between the MCU and the DC motor.

Competency	: MCU analog voltaç	ge output	Version:
Description			
Generate an analog output voltage using an MCU.			
Schematic			
-	/ <sub>DD</sub>	Extornal	oirouitr <i>u</i>
		External	<sub>1</sub>
	MCU Out		V <sub>out</sub>
	<u> </u>		
Given condit	ons		
$V_{out} =$			
Program			

<u>file 04019</u>

Use circuit simulation software to verify your predicted and actual truth tables.

### Notes 42

One method that is convenient for generating an analog output voltage with many microcontrollers is to program the MCU to generate a PWM output, then build an analog filter circuit to capture just the average DC value of that PWM waveform.

## (Template)

Competency:	Version:
Schematic	
Given conditions	
Given conditions	
Parameters	
Predicted Measured	

 $\underline{\mathrm{file}\ 01602}$ 

Here, you would indicate where or how to obtain answers for the requested parameters, but not actually give the figures. My stock answer here is "use circuit simulation software" (Spice, Multisim, etc.).

## Notes 43

Any relevant notes for the assessment activity go here.