ARM Instruction Set Format

31 2827						16	15	87			0
Cond	0 0 I Opcode				S	Rn	Rd	Operand2			
Cond	0 0 0 0	0	0	Α	S	Rd	Rn	Rs	1 0 0	1	Rm
Cond	0 0 0 0	1	U	Α	S	RdHi	RdLo	Rs	1 0 0	1	Rm
Cond	0 0 0 1	. 0	В	0	0	Rn	Rd	0 0 0 0	1 0 0	1	Rm
Cond	0 1 I P	U	В	W	L	Rn	Rd	Offset			
Cond	1 0 0 P	U	S	W	L	Rn		Register List			
Cond	0 0 0 F	U	1	W	L	Rn	Rd	Offset1	1 S H	1	Offset2
Cond	0 0 0 P	U	0	W	L	Rn	Rd	0 0 0 0	1 S H	1	Rm
Cond	1 0 1 I	Offset									
Cond	0 0 0 1	0	0 0 1 0		0	1 1 1 1	1 1 1 1	1 1 1 1	0 0 0	1	Rn
Cond	1 1 0 F	U	N	W	L	Rn	CRd	CPNum	Offset		
Cond	1 1 1 0		Op1			CRn	CRd	CPNum	Op2	0	CRm
Cond	1 1 1 0		0p	1	L	CRn	Rd	CPNum	Op2	1	CRm
Cond	1 1 1 1		SWI Number								

Instruction type

Data processing / PSR Transfer

Multiply

Long Multiply (v3M / v4 only)

Swap

Load/Store Byte/Word

Load/Store Multiple

Halfword transfer : Immediate offset (v4 only)

Halfword transfer: Register offset (v4 only)

Branch

Branch Exchange (v4T only)

Coprocessor data transfer

Coprocessor data operation

Coprocessor register transfer

Software interrupt