## 2021 Digital IC Design Homework 2

2021 Digital IC Design Homework 2						
NAME	鄭丞祥	鄭丞祥				
Student ID	N26094891					
Simulation Result						
Functional	D (	Gate-level	n	Gate-level	V	
simulation	Pass	simulation	Pass	simulation time	X	
# 4020 data is correct # 4022 data is correct # 4023 data is correct # 4023 data is correct # 4025 data is correct # 4025 data is correct # 4025 data is correct # 4026 data is correct # 4026 data is correct # 4027 data is correct # 4027 data is correct # 4028 data is correct # 4028 data is correct # 4028 data is correct # 4033 data is correct # 4034 data is correct # 4035 data is correct # 4036 data is correct # 4036 data is correct # 4038 data is correct						
Synthesis Result						
Total logic elements			107	107		
Total memory bit			0			
Embedded multiplier 9-bit element			0	0		
Clock width (		27				
Flow Summary						
Flow Status Quartus II 64-Bit Newsion Name Top-level Entity Newsion Family Device Timing Models Total logic element Total combina Dedicated logi Total registers Total pins Total virtual pins Total wemory bits Embedded Multiplic Total PLLs	13.0.1 Build booth Cyclone II EP2C70F89 Final 107 / 68,41 0 / 68,416 0 24 / 622 (4) 0 0 / 1,152,0	d 232 06/ 96C8 16 ( < 1 % 16 ( < 1 % ( 0 % ) 4 % )	6)	on		
Description of your design						
F						

透過 $\{\}$  operator 將中間值 P 給連接好,之後以 case 語法將 P 的最小的兩個 bit 可能會遇到的狀態各別寫出該如何處理。

而因為這次作業是 combination circuit,表示每一次的乘法計算都必須在一個 cycle 內完成,因此會有重複六份的 case 狀態,來讓多次的移位以及運算動作 一口氣在一個 cycle 內完成。

Scoring = Clock width