2021 Digital IC Design Home

2021 Digital IC Design Homework 3							
NAME	鄭丞祥						
Student ID	N260	N26094891					
Simulation Result							
Functional	_	Gate-level			Gate-level		
simulation	Pass	simula	tion	Pass	simulation time	37050 (ns)	
chject49: PASS chject49: PASS chject59: PASS chject					Cbject49: PASS Cbject50: FASS		
Synthesis Result							
Total logic elements					462		
Total memory bit				0	0		
Embedded multiplier 9-bit element				4	4		
Clock width (Cycle)				50	50		
Flow Summary							
Quartus II 64-Bit Version 13.0 Revision Name PSE Top-level Entity Name PSE Family Cycle Device EP20 Timing Models Final Total logic elements 462 Total combinational functions Dedicated logic registers 156 Total registers 156 Total pins 46 / Total virtual pins 0 Total memory bits 0 / 1 Embedded Multiplier 9-bit elements 4 / 3				Build 232	1%)	Edition	
(your flow summary)							
Description of your design							

總共將程式碼分成四個區塊,state register、next state logic、data register、control signal。State register 和 next state logic 是負責狀態轉換的,data register 則是負責每個 clk 需要存值的部分,最後 control signal 是負責一些像是 bubble sort 或是轉換 state 所需的 count 訊號。而我的 state 狀態共有三個,第一個 state S0 是將資料一個一個讀進 $x \times y$ 陣列裡面儲存,第二個 state S1 是會利用 由組合電路所算出來的外積來進行氣泡排序的判斷,最後一個 state S2 則是用來將資料一個 clk 一個 clk 讀出。

Scoring = Total logic elements