

2021 Digital IC Design Homework 3

NAME	鄭丞祥																																				
Student ID	N26094891																																				
Simulation Result																																					
Functional simulation	Pass	Gate-level simulation	Pass	Gate-level simulation time	37050 (ns)																																
<pre> # Object48: PASS # # Object49: PASS # # Object50: PASS # # ----- # -- Simulation finish, ALL PASS -- # ----- # ** Note: cfinish : C:/Users/user/Desktop/DIC/HW3/presim_v4/tb.sv(180) # Time: 37050 ns Iteration: 1 Instance: /testfixture # 1 # Break in Module testfixture at C:/Users/user/Desktop/DIC/HW3/presim_v4/tb.sv line 180 </pre> <p style="text-align: center; color: #ccc;">(your pre-sim result)</p>			<pre> # Object49: PASS # # Object50: PASS # # ----- # -- Simulation finish, ALL PASS -- # ----- # ** Note: cfinish : C:/Users/user/Desktop/DIC/HW3/postsim_v4/tb.sv(180) # Time: 37050 ns Iteration: 1 Instance: /testfixture # 1 # Break in Module testfixture at C:/Users/user/Desktop/DIC/HW3/postsim_v4/tb.sv line 180 </pre> <p style="text-align: center; color: #ccc;">(your post-sim result)</p>																																		
Synthesis Result																																					
Total logic elements			462																																		
Total memory bit			0																																		
Embedded multiplier 9-bit element			4																																		
Clock width (Cycle)			50																																		
Flow Summary																																					
<table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Flow Status</td> <td>Successful - Sat May 15 17:13:11 2021</td> </tr> <tr> <td>Quartus II 64-Bit Version</td> <td>13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition</td> </tr> <tr> <td>Revision Name</td> <td>PSE</td> </tr> <tr> <td>Top-level Entity Name</td> <td>PSE</td> </tr> <tr> <td>Family</td> <td>Cyclone II</td> </tr> <tr> <td>Device</td> <td>EP2C70F896C8</td> </tr> <tr> <td>Timing Models</td> <td>Final</td> </tr> <tr> <td>Total logic elements</td> <td>462 / 68,416 (< 1 %)</td> </tr> <tr> <td> Total combinational functions</td> <td>461 / 68,416 (< 1 %)</td> </tr> <tr> <td> Dedicated logic registers</td> <td>156 / 68,416 (< 1 %)</td> </tr> <tr> <td>Total registers</td> <td>156</td> </tr> <tr> <td>Total pins</td> <td>46 / 622 (7 %)</td> </tr> <tr> <td>Total virtual pins</td> <td>0</td> </tr> <tr> <td>Total memory bits</td> <td>0 / 1,152,000 (0 %)</td> </tr> <tr> <td>Embedded Multiplier 9-bit elements</td> <td>4 / 300 (1 %)</td> </tr> <tr> <td>Total PLLs</td> <td>0 / 4 (0 %)</td> </tr> </table>						Flow Status	Successful - Sat May 15 17:13:11 2021	Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition	Revision Name	PSE	Top-level Entity Name	PSE	Family	Cyclone II	Device	EP2C70F896C8	Timing Models	Final	Total logic elements	462 / 68,416 (< 1 %)	Total combinational functions	461 / 68,416 (< 1 %)	Dedicated logic registers	156 / 68,416 (< 1 %)	Total registers	156	Total pins	46 / 622 (7 %)	Total virtual pins	0	Total memory bits	0 / 1,152,000 (0 %)	Embedded Multiplier 9-bit elements	4 / 300 (1 %)	Total PLLs	0 / 4 (0 %)
Flow Status	Successful - Sat May 15 17:13:11 2021																																				
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition																																				
Revision Name	PSE																																				
Top-level Entity Name	PSE																																				
Family	Cyclone II																																				
Device	EP2C70F896C8																																				
Timing Models	Final																																				
Total logic elements	462 / 68,416 (< 1 %)																																				
Total combinational functions	461 / 68,416 (< 1 %)																																				
Dedicated logic registers	156 / 68,416 (< 1 %)																																				
Total registers	156																																				
Total pins	46 / 622 (7 %)																																				
Total virtual pins	0																																				
Total memory bits	0 / 1,152,000 (0 %)																																				
Embedded Multiplier 9-bit elements	4 / 300 (1 %)																																				
Total PLLs	0 / 4 (0 %)																																				
(your flow summary)																																					
Description of your design																																					

總共將程式碼分成四個區塊，state register、next state logic、data register、control signal。State register 和 next state logic 是負責狀態轉換的，data register 則是負責每個 clk 需要存值的部分，最後 control signal 是負責一些像是 bubble sort 或是轉換 state 所需的 count 訊號。而我的 state 狀態共有三個，第一個 state S0 是將資料一個一個讀進 x、y 陣列裡面儲存，第二個 state S1 是會利用由組合電路所算出來的外積來進行氣泡排序的判斷，最後一個 state S2 則是用來將資料一個 clk 一個 clk 讀出。

Scoring = Total logic elements