2021 Digital IC Design Homework 1

	2021 Digita	I IC De	S1	gn Homework 1		
NAME 鄭	7丞祥					
Student ID N26094891						
,	S	imulatio	n	Result		
Functional	Gate-level			Gate-level	***	
simulation Pas	simulation	Pass		simulation time	X	
# 502 data is correct # 503 data is correct # 504 data is correct # 505 data is correct # 506 data is correct # 507 data is correct # 509 data is correct # 509 data is correct # 509 data is correct # 510 data is correct # 511 data is correct # 511 data is correct # 514 data is correct # 515 data is correct # 516 data is correct # 517 data is correct # 518 data is correct # 518 data is correct # 519 data is correct # 510 data is correct # 510 data is correct # 511 data is correct # 512 data is correct # 513 data is correct # 514 data have been generated succes # Break in Module RCA_tb at C:/Usern	essfully! s/user/Desktop/DIC/HW1/RCA_tb.v :	line 45		502 data is correct 503 data is correct 504 data is correct 505 data is correct 505 data is correct 507 data is correct 509 data is correct 509 data is correct 509 data is correct 510 data is correct 511 data is correct 511 data is correct 512 data is correct 513 data is correct 514 data have been generated successfully! Break in Module RCA_tb at C:/Users/user/De	esktop/DIC/HW1_upload/HW1/postsim/RCi	
	5	Synthesi	s F	Result		
Total logic elements			10			
Total memory bit			0			
Embedded multiplier 9-bit element			0			
Clock Width (Cycle)		2				
Flow Summary						
ACTION OF THE PARTY OF THE PART		ssful - Wed	sful - Wed Mar 31 21:51:39 2021			
Quartus II 64-Bit Version	on 13.0.	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition				
Revision Name	RCA	RCA				
Top-level Entity Name	RCA	RCA				
Family Cyclone II		ne II				
Device EP2C70F89		70F896C8				
Timing Models Final						
Total logic elements 10 / 68,416		8,416 (< 1	1 %)		
Total combinational functions 10 / 68,416		8,416 (< 1	1 %)		
Dedicated logic registers 0 / 68,416		,416 (0 %)			
Total registers 0		00 10 5	X8			
		22 (2%)	2 %)			
Total virtual pins 0						
		152,000 (0	000 (0 %)			
Embedded Multiplier 9-bit elements 0 / 300 (0						
Total PLLs	0/4	(0%)				
	Descr	iption o	f y	our design		

先使用一個 XOR 和 AND gate 組合出一個半加器,再透過將兩個半加器以及
一個 OR gate 組合成一個全加器,最後再將四個全加器串接在一起即可得到
一個完整的 4bit RCA