## 2021 Digital IC Design Homework 4

2021 Digital IC Design Homework 4						
NAME	鄭丞祥					
Student ID	N26094891					
Simulation Result						
Functional	Page	Gate-level	D	Gate-level	5200511 ()	
simulation	Pass	simulation	Pass	simulation time	5308511 (ns)	
START!!! Simulation Start  Result image is correct!  Congratulations! Result image data have been generated successfully! The result is FASS!!  *** Note: Offinish : C://Bsers/user/Desktop/DIC/BH4/presim/testfixture.v(123) Time: 0144100 ns Iteration: 0 Instance: /testfixture  (YOUR pre-Sim result)				Result image is correct !  Result image is correct !  S U M M R R Y  Congratulations! Result image data have been  ''Bone: ofinish : C://Users/Users/Desktoplo	generated successfully! The result is FASS!!  DIC/HR4/postsim/testfixture.v(123)	
Synthesis Result						
Total logic elements 617						
			0			
			0			
Clock width (Cycle)			21.	1.6		
Flow Summary						
Flow Status						
summary)						
Description of your design						

此次作業會分成 next state logic、control logic、calculate coordinate、compute value 這四個部分,next state logic、control logic 就顧名思義,用來判斷狀態 甚麼時候要變化,control logic 則再用來控制 calculate coordinate、9 filter value 這兩塊電路所需要的訊號線,calculate coordinate 的部分會透過 column counter 和 row column 來去決定 iaddr 的大小,判斷甚麼時候該拿甚麼數值,並且在特定 state 下會將 column、row 做數值的增加,以及拿取中間值放回原 pixel,最後是 9 filter value,這塊電路是用來製作 filter 每個 pixel 的數值,以 即將 filter 的中間值透過排序電路算出來以利 calculate coordinate 這塊電路可以拿到正確的中間值。

Scoring = (Total logic elements + total memory bit + 9\*embedded multiplier 9-bit element) × (longest gate-level simulation time in  $\underline{ns}$ )