
# **Advanced Sequential Circuit Design**



Lecturer: Tzu-Hsuan, Hung

System Integration and Silicon Implementation (Si2) Lab Institute of Electronics National Yang Ming Chiao Tung University, Hsinchu, Taiwan

#### Outline

- ✓ Section 1- Timing
- **✓** Section 2- Designware

#### **Outline**


#### ✓ Section 1- Timing


- Setup/hold time
- Pipeline
- ✓ Section 2- Designware

#### Timing of D Flip-Flop

#### ✓ Term definition

- Setup time (t<sub>setup</sub>): The time that the input signal must be stabilized before the clock edge.
- Hold time (thold): The time that the input signal must be stabilized after the clock edge.
- Clk-to-Q contamination delay (tcq): The contamination time that Q is first changed after the clock edge.
- Clk-to-Q propagation delay (tpcq): The propagation time that Q reaches steady state after the clock edge.










# **Timing Violation**


#### ✓ Timing violation





Tskew: Difference between CLK\_1 and CLK\_2





**Setup Time Violation** 


**Hold Time Violation** 



## Timing Check (1/2)


#### Setup time check

 The \$setup system task determines whether a data signal remains stable for a minimum specified time before a transition in an enabling, such as a clock event.



#### Hold time check

 The \$hold system task determines whether a data signal remains stable for a minimum specified time after a transition in an enabling signal, such as a clock event.





## Timing Check (2/2)

#### ✓ Timing report: setup time

<pre>clock CLK_1 (rise edge) clock network delay (ideal) clock uncertainty IN A reg[0]/CK (EDFFXL)</pre>	2.00 2.00 -0.50 0.00	2.00 4.00 3.50 3.50 r
library setup time data required time	-0.42	3.08
data required time data arrival time		3.08 -3.08
slack (MET)		0.00

#### ✓ Timing report: hold time


# Slacks should be MET! (non-negative)


clock CLK_2 (rise edge)	0.00	0.00
clock network delay (ideal)	4.00	4.00
clock uncertainty	1.00	5.00
<pre>IN_B_reg[20]/CK (EDFFXL)</pre>	0.00	5.00 r
library hold time	-0.19	4.81
data required time		4.81
data required time		4.81
data arrival time		-4.82
slack (MET)		0.01



#### **Setup Time Criterion**

✓ Setup time margin: (Tcycle + tskew) > (tpcq + tpd + tsetup)





#### **Hold Time Criterion**

✓ Hold time margin: (tccq + tcd) > (thold + tskew) tskew| thold CLK\_1 CLK\_2 **Q\_1 D\_2** : hold time margin of DFF\_2 tcc tc DFF 1 DFF 2  $Q_1$  $D_1$  $t_{pd}, t_{cd}$ Combinational Logic Delay CLK\_1 CLK 2 Delay / Delay B **ICTU** Institute of Electronics

CLK

#### When Timing Violation Occurs...

- ✓ Adjust data path to meet the constraints
  - Setup violation too many works in one cycle
    - Apply pipelining
  - Hold violation → insufficient delay
    - add delays the violated path, such as buffers/inverters/Muxes
- ✓ Increase clock period for setup violation
- In most practical cases, hold violations are fixed during the backend work (after clock tree synthesis)

#### **Outline**

#### ✓ Section 1- Timing

- Setup/hold time
- Pipeline
- ✓ Section 2- Designware




Area: 1 unit

Time: 40 mins (Wash: 20 mins + Dry: 20 mins)



































Wash and Dry = 40 mins



Area: 1 unit






Wash and Dry = 40 mins



Time: 160 mins












Area: 1 unit



Wash and Dry = 40 mins








Wash and Dry = 40 mins




Wash and Dry = 40 mins










Time: 80 mins






Wash 20 mins Area 0.7 units



Time: 160 mins



Dry 20 mins Area 0.7 units








Area: 1 unit

Time: 160 mins



Dry 20 mins










Dry 20 mins



Area: 1 unit




















Wash 20 mins








Area: 1 unit




















**Basic** 



Area: 1 unit

Time: 160 mins

**Parallel** 





Area: 2 units

Time: 80 mins

Pipeline:





Area: 0.7+0.7 = 1.4 units



- ✓ a [7:0], b [7:0], c [3:0], d [3:0]
- $\checkmark$  Q: (a + b + c + d) x 4 iterations?


#### **Basic**

**Parallel** 

Pipeline:




- ✓ a [7:0], b [7:0], c [3:0], d [3:0]
- $\checkmark$  Q: (a + b + c + d) x 4 iterations?





✓ a [7:0], b [7:0], c [3:0], d [3:0]


 $\checkmark$  Q: (a + b + c + d) x 4 iterations?







✓ a [7:0], b [7:0], c [3:0], d [3:0]


 $\checkmark$  Q: (a + b + c + d) x 4 iterations?





























## Trade-off between Area and Timing

✓ a [7:0], b [7:0], c [3:0], d [3:0]

 $\checkmark$  Q: (a + b + c + d) x 4 iterations?





## Outline

- ✓ Section 1- Timing
- **✓** Section 2- Designware

## Overview of DesignWare

### IP (Intellectual Property )

- Hard IP: GDSII format, high performance but technology dependent.
- Firm IP : Netlist resource, less used.
- Soft IP : RTL design, requires verification.

### DesignWare library

- Provides synthesizable and verification IPs.
- Supports the method to optimize the area or the speed and reduce the timing.

### DesignWare IP library categories

- Building Block IPs (formally called Foundation Library)
- CoreTools
- Implementation IPs
- Smart Model Library
- Memory Models
- AMBA OCB Family
- Verification IPs



# DesignWare Building Block IPs (1/2)

## DesignWare building block IPs

 A collection of reusable IP blocks integrated into the SYNOPSYS synthesis environment.

### ✓ Characteristics

- Pre-verified for quality and better quality of results (QOR) in synthesis, decreasing design and technology risk.
- Allows high-level optimization of performance during synthesis.
- Increased design reusability, productivity
- Parameterized in size and also in functionality for some IP
- Technology-independent
- Provide synthesizable models, simulation models, datasheets, and examples.

# DesignWare Building Block IPs (2/2)

## Library categories

Basic Library : A set of components bundled with HDL

Compiler that implements several common

arithmetic and logic functions.

Logic : Combinational and sequential components

Math : Arithmetic and trigonometric components

Memory : Registers, FIFOs, and FIFO controllers, sync. And

async. RAMs and stack components.

DSP Library : Digital filters for digital signal processing (DSP)

applications, ex: FIR, IIR filter

Application Specific: Data integrity, interface, and JTAG components.

GTECH Library : Genetic technology library, a technology-

Independent, gate-level library.

## Usage of DesignWare Building Block IP

### Usage of DesignWare Building Block IP

- Operator inference
  - Convenient, but sometimes it is inefficient when synthesizing.
  - Supply default function only, can not use special function.

### Instantiate IP

- Use SYNOPSYS design compiler shell script.
- Supply different architecture for implementation.
- Applying pre-compiling sub-blocks speeds up the synthesis for large design.



## **Operator Inference (1/3)**

## Operator inference


- Use the HDL operator in description, and the operator must include in *synthetic operator* definition.
- HDL compiler will infer synthetic operator in HDL code.
- HDL compiler supply high-level synthesis.
- The "/" operator is required for the DesignWare license.
- The HDL operator defined in standard synthetic operator:

Synthetic Operators	HDL Operator
adder	+, +1
subtractor	-, -1
comparator	==, <, <=, >, >=
multiplier	*
selector	If, case

## **Operator Inference (2/3)**

## High-level synthesis

- Arithmetic optimization
  - Arithmetic level optimization, ex: a+b+c+d -> (a+b)+(c+d)



• Allows similar operations that do not overlap in time to be carried out by the same physical hardware.

## Operator inference (3/3)

## ✓ High-level synthesis flow

Your HDL Source Code  $Z \leq X + Y$ Operator Inference Synthetic Operator timing-constrained area-constrained design design Automatic Implementation Selection Based on Overall Design Constraints Appropriate Implementation rpl cla Selected in Each Case



# Instantiate IP (1/9)

### Instantiation IP

- To instantiate a synthetic module manually and explicitly.
- Need to include a reference to the synthetic module in HDL code.

### SYNOPSYS online document

Command:


evince /RAID2/EDA/synopsys/synthesis/2020.09/dw/doc/manuals/dwbb\_userguide.pdf & remember execute Xwin and setenv DISPLAY your IP:0



# Instantiate IP (2/9)

### SYNOPSYS online document

Select section 1.6





# Instantiate IP (3/9)

#### 1.6.1 List of DesignWare Building Block IP

The following table provides links to each datasheet. New IP (2013.12 and later) are indicated with a New label; updates to existing IP with the Updated label. IP that are obsolete for new designs are listed on page 13.

#### Table 1-3 List of DesignWare Building Block IP

IP	Description		
Application Specific:	Application Specific: Control Logic (Overview)		
DW_arb_2t	Two-Tier Arbiter with Dynamic/Fair-Among-Equal Scheme		
DW_arb_dp	Arbiter with Dynamic Priority Scheme		
DW_arb_fcfs	Arbiter with First-Come-First-Served Priority Scheme		
DW_arb_rr	Arbiter with Round Robin Priority Scheme		
IP	Description		
DW_arb_sp	Arbiter with Static Priority Scheme		
Datapath: Arithmetic	Components (Overview)		
DW01_absval	Absolute Value		
DW01_add	Adder		
DW01_addsub	Adder-Subtractor		
DW_addsub_dx	Duplex Adder/Subtractor with Saturation and Rounding		
DW01_ash	Arithmetic Shifter		
DW_bin2gray	Binary to Gray Converter		
DW01_bsh	Barrel Shifter		
DW01_cmp2	2-Function Comparator		
DW01_cmp6	6-Function Comparator		
DW_cmp_dx	Duplex Comparator		
DW_cntr_gray	Gray Code Counter		
DW01_csa	Carry Save Adder		
DW01_dec	Decrementer		
DW_div	Combinational Divider		
DW_div_sat	Combinational Divider with Saturation (New)		
DW_div_pipe	Stallable Pipelined Divider		
DW_exp2	Base 2 Exponential (2a)		
DW_gray2bin	Gray to Binary Converter		
DW01_inc	Incrementer		
DW01_incdec	Incrementer-Decrementer		
DW_inc_gray	Gray Incrementer		
DW_inv_sqrt	Reciprocal of Square-Root		
DW_lbsh	Barrel Shifter with Preferred Left Direction		
DW_In	Natural Logarithm (In(a))		
DW_log2	Base 2 Logarithm (log <sub>2</sub> (a)) (Updated datasheet)		
DW02_mac	Multiplier-Accumulator		
DW_minmax	Minimum/Maximum Value		
DW02_mult	Multiplier		
DW02_multp	Partial Product Multiplier		

Table 1-3 List of DesignWare Building Block IP (Continued)

IP	Description
DW02_mult_2_stage	Two-Stage Pipelined Multiplier
DW02_mult_3_stage	Three-Stage Pipelined Multiplier
DW02_mult_4_stage	Four-Stage Pipelined Multiplier
DW02_mult_5_stage	Five-Stage Pipelined Multiplier
DW02_mult_6_stage	Six-Stage Pipelined Multiplier
DW_mult_dx	Duplex Multiplier
DW_mult_pipe	Stallable Pipelined Multiplier
DW_norm	Normalization for Fractional Input
DW_norm_rnd	Normalization and Rounding
DW_piped_mac	Pipelined Multiplier-Accumulator
DW02_prod_sum	Generalized Sum of Products
DW02_prod_sum1	Multiplier-Adder
DW_prod_sum_pipe	Stallable Pipelined Generalized Sum of Products
DW_rash	Arithmetic Shifter with Preferred Right Direction
DW_rbsh	Barrel Shifter with Preferred Right Direction
DW01_satrnd	Arithmetic Saturation and Rounding Logic
DW_shifter	Combined Arithmetic and Barrel Shifter
DW_sla	Arithmetic Shifter with Preferred Left Direction (VHDL style)
DW_sra	Arithmetic Shifter with Preferred Right Direction (VHDL style)
DW_square	Integer Squarer
DW_squarep	Partial Product Integer Squarer
DW_sqrt	Combinational Square Root
DW_sqrt_pipe	Stallable Pipelined Square Root
DW01_sub	Subtractor
DW02_sum	Vector Adder
DW02_tree	Wallace Tree Compressor
Datapath: Floating Point (O	verview)
DW_fp_add	Floating Point Adder
DW_fp_addsub	Floating Point Adder/Subtractor
DW_fp_cmp	Floating Point Comparator
DW_fp_div	Floating Point Divider
	·



# Instantiate IP (4/9)





DW02\_mult

Module name

Multiplier

Version, STAR and Download Information: IP Directory

#### Features and Benefits

- Parameterized word length
- Unsigned and signed (two's-complement) data operation

#### Description

DW02\_mult is a multiplier that multiplies the operand A by B to produce the output, PRODUCT.

The control signal TC determines whether the input and output data is interpreted as unsigned (TC=0) or signed (TC=1) numbers.




Table 1-1 Pin Description

### input & output

Pin Name		Width	Direction	Function
Α		A_width bit(s)	Input	Multiplier
В		B_width bit(s)	Input	Multiplicand
тс		1 bit	Input	Two's complement control 0 = unsigned 1 = signed
PRODUCT		A_width + B_width bit(s)	Output	Product A×B

Argument assignment:

**DW02\_ mult #(N,N)** 

Table 1-2 Parameter Description

Parameter		Values	Description	
A_width		≥1	Word length of A	
B_width		≥1	Word length of B	

# Instantiate IP (5/9)

#### Table 1-3 Synthesis Implementations

Implementation Name	Function	License Feature Required
csa <sup>a</sup>	Carry-save array synthesis model	none
pparch <sup>b</sup>	Delay-optimized flexible Booth Wallace	DesignWare
apparch <sup>b</sup>	Area-optimized flexible Booth Wallace	DesignWare

### **User implementation type**

### Table 14 Simulation Models

Model		Function
DW02.DW02_MULT_CFG_SIM		Design unit name for VHDL simulation
dw/dw02/src/DW02_mult_sim.vhd		VHDL simulation model source code
dw/sim_ver/DW02_multv		Verilog simulation model source code

### Simulation model path specification

Table 1-5 Functional Description

TC	A	B	
0	A (unsigned)	B (unsigned)	A × B (unsigned)
1	A (two's complement)	B (two's complement)	A × B (two's complement)

### **Functional parameter specification**

# Instantiate IP (6/9)

### ✓ Instantiate module

 Instantiate the synthetic module and specify parameters defined in document.

### **HDL Usage Through Component Instantiation - Verilog**



# Instantiate IP (7/9)

### RTL behavior simulation

- Specify the behavioral simulation models (Table1-4).
  - Absolute path
  - Relative path

### Absolute path

- `include "/usr/synthesis/dw/sim\_ver/<model\_name>.v "

`include /usr/synthesis/dw/sim\_ver/DW02\_mult.v"

### Relative path

- `include "<model\_name>.v "

```
'include "DW02 mult.v"
```

- Command: irun <file\_name>.v –incdir <directory>
  - Ex: irun DW02\_multi\_inst.v –incdir /usr/synthesis/dw/sim\_ver/

# Instantiate IP (8/9)

## Synthesis

Apply //synopsys translate\_off //synopsys translate\_on

```
//synopsys translate_off (DA synthesis off)
..... (the code won't be synthesis)
//synopsys translate_on (DA synthesis on)
```

## Set the implementation type of IP

User specify the implementation type of IP manually.

```
//synopsys dc_script_begin
//set_implementation wall U1 (instance name of IP)
implementation type from (Table1-3)
//synopsys dc_script_end
.....
```



# Instantiate IP (9/9)

## ✓ Example

RTL/Gate simulation description

```
//synopsys translate_off
`include "/usr/synthesis/dw/sim_ver/DW02_mult.v" (Table1-4)
//synopsys translate_on
module SignedMultiplier(a, b, product);
 input [7:0] a;
 input [7 : 0] b;
 output [15: 0] product;
 DW02_mult #(8, 8) U1 (.A(a), .B(b), .TC(1'b1), .PRODUCT(product));
 (cell name) (Table1-2)
                                                (Table1-1)
//synopsys dc_script_begin
//set_implementation csa U1
                   (Table1-3)
//synopsys dc_script_end
                                        : Note: If you use Designware, you should use clean
                                         command after each simulation. (./09_clean_up)!
endmodule
```

