2021 Digital IC Design Homework 4


2021 Digital IC Design Homework 4							
NAME	楊承翰						
Student ID NE6091124							
Simulation Result							
Functional	D	Gate-level	_	Daga	Gate-level	2722(77.00 (***)	
simulation	Pass	simulation	Pass	ass	simulation time	3733677.09 (ns)	
Beault image is correct					* Note: cfinish : C:/Users/sam24/Desktop, Time: 3733677090 ps Iteration: 0 Instance	generated successfully! The result is EASS!! ODIC/bw0/file/postsim/testfixture.v(123) et //cestfixture //Desktop/DIC/bw4/file/postsim/testfixture.v line 123	
Synthesis Result							
Total logic elements				490			
Total memory bit				0			
Embedded multiplier 9-bit element				0			
Clock width (Cycle)				15.2			
Quartus II 64-Bit Version Revision Name Top-level Entity Name Family Device Timing Models Total logic elements Total combinational functions Dedicated logic registers Total registers Total pins Total virtual pins Total memory bits Embedded Multiplier 9-bit elements			Successful - Tue Jun 01 10:52:52 2021 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition MFE MFE Cyclone II EP2C70F896C8 Final 490 / 68,416 (< 1 %) 197 / 68,416 (< 1 %) 197 / 68,416 (< 1 %) 197 57 / 622 (9 %) 0 / 1,152,000 (0 %) 0 / 300 (0 %) 0 / 4 (0 %)				
Description of your design							

我用 FSM 分成了六個階段

1.reset:主要將一些 register 做歸零的動作


我這邊宣告了 9 個 register 兩組,第一組是拿來在 read 階段做儲存,第二組是在 sort 階段做排序

2.wait:當 ready 訊號拉起來會進這個階段空轉一個 cycle,原因是我發現跑 postsim 時,testbench 會等到 ready 降下來後才給值




所以我會讓我的程式空轉一個 cycle 再進入 read 階段

3.read:這個階段我分成 7 種不同情況,將 read 的值存入第一組 register 對應的 (1) 左上角(addr=0) 讀四次




(2)左下角(addr = 16256) 讀四次



(3)last column(addr[6:0]=7h'7f) 讀 0 次

(4)first row(addr < 127) 讀 2 次



(5)last row(addr > 16256) 讀 2 次

(6)first column(addr[6:0]=7h'0) 讀 6 次					
(7)other 讀 3 次					
4.sort:這個階段第一個 cycle 會將第一組 register 儲存的值送給第二組					
register,並且將第一組的值往右移一格,然後花9個 cycle 做 bubble sort					
5.write:輸出第二組的中位數					
6.finish:結束					

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (longest gate-level simulation time in \underline{ns})