2021 Digital IC Design Homework 2

NAME 楊承翰						
Student ID	NE609	91124				
Simulation Result						
Functional Gate-level				Gate-level		
simulation	none	simulation	none	simulation time	none	
### 4013 data is correct ### 4014 data is correct ### 4015 data is correct ### 4016 data is correct ### 4016 data is correct ### 4013 data is correct ### 4013 data is correct ### 4021 data is correct ### 4021 data is correct ### 4022 data is correct ### 4023 data is correct ### 4023 data is correct ### 4023 data is correct ### 4025 data is correct ### 4035 data is correct ### 4035 data is correct ### 4036 data is correct ### 4036 data is correct ### 4030 data is correct ### 4030 data is correct ### 4030 data is correct ### 4031 data is correct ### 4032 data is correct #### 4032 data is correct ##### 4032 data is correct ##### 4032 data is correct ####################################				# 4013 data is correct # 4014 data is correct # 4014 data is correct # 4014 data is correct # 4017 data is correct # 4017 data is correct # 4018 data is correct # 4019 data is correct # 4020 data is correct # 4021 data is correct # 4022 data is correct # 4023 data is correct # 4023 data is correct # 4024 data is correct # 4025 data is correct # 4026 data is correct # 4027 data is correct # 4028 data is correct # 4028 data is correct # 4038 data is correct # 4039 data is correct # 4039 data is correct # 4030 data is correct # 4031 data is correct # 4032 data is correct # 4033 data is correct # 4034 data is correct # 4034 data is correct # 4035 data is correct # 4036 data is correct # 4037 data is correct # 4038 data is correct # 4039 data is correct # 4030 data is correct # 4030 data is correct # 4030 data is correct # 4031 data is correct # 4032 data is correct # 4033 data is correct # 4034 data is correct # 4035 data is correct # 4036 data is correct # 4037 data is correct # 4038 data is correct	y! y! 24/Desktop/DIC/hw2/file/postsim/booth_tb.v line 43	
Synthesis Result						
Total logic elements			107	107		
Total memory bit			0	0		
Embedded multiplier 9-bit element			0	0		
Clock width (Cycle)			26	26		
Flow Summary						
,			Succe	Successful - Sat Apr 03 19:37:58 2021		
Quartus II 64-Bit Version			13.0.	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition		
Revision Name			booth	booth		
Top-level Entity Name			booth	booth		
Family			Cyclo	Cyclone II		
Device			EP2C	EP2C70F896C8		
Timing Models			Final	Final		
Total logic elements			107/	107 / 68,416 (< 1 %)		
Total combinational functions			107 /	107 / 68,416 (< 1 %)		
Dedicated logic registers			0 / 68	0 / 68,416 (0 %)		
Total registers			0	0		
Total pins			24/6	24 / 622 (4 %)		
Total virtual p	Total virtual pins			0		
Total memory bits			0 / 1,	0 / 1,152,000 (0 %)		
Embedded Multiplier 9-bit elements			0 / 30	0 / 300 (0 %)		
Total PLLs			0/4	0/4(0%)		
Description of your design						

按照 booth algorithm 去完成

因為 width = 6

所以總共做六次

再依照最右兩 bits 去決定要做哪些事

 $Scoring = Clock\ width$