## 2021 Digital IC Design Homework 5

NAME 楊承翰						
Student ID NE6091124						
Simulation Result						
Functional	_	Gate-level	Pass	Gate-level	40.504 ( )	
simulation	Pass	simulation		simulation time	19581 (ns)	
# FTT databast on pattern 522 - 541, PASS!! # FTT databast on pattern 544 - 541, PASS!! # FTT databast on pattern 560 - 575, PASS!! # FTT databast on pattern 576 - 591, PASS!! # FTT databast on patt						
Synthesis Result						
Total logic elements			437	4375		
Total memory bit			0			
Embedded multiplier 9-bit element			108	108		
Clock width (Cycle)			18.3	18.3		
Flow Summary						
Flow Status Si				Successful - Wed Jun 30 18:35:33 2021		
Quartus II 64-Bit Version			13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition			
Revision Name			FAS			
Top-level Entity Name			FAS	FAS		
Family			Cyclone II			
Device			EP2C	EP2C70F896C8		
Timing Models			Final	Final		
Total logic elements			4,375	4,375 / 68,416 ( 6 % )		
Total combinational functions			3,425 / 68,416 ( 5 % )			
Dedicated logic registers			3,126	3,126 / 68,416 ( 5 % )		
Total registers			3126			
Total pins			554 / 622 ( 89 % )			
Total virtual p	Total virtual pins			0		
_			0 / 1,	0 / 1,152,000 (0 %)		
Embedded Multiplier 9-bit elements			108 /	108 / 300 ( 36 % )		
Total PLLs			0/4	0/4(0%)		
Description of your design						

因為這題 data 會一直輸入,所以我用 pipeline 讓資料可以一直往下傳,首先 FIR 的部分從第 32 個 clk 後才會有正確的值,然後我用 2 層 adder tree 來做相 加避免 critical path 太大。

FFT 每個 stage 也都有切 pipeline,另外因為 fft\_coefficent 0,4 剛好是(1,0),(0,-1) 所以 stage3 之後的都不需要做乘法,直接作加法即可。

最後階段因為助教有提到只要算 1 跟 15,但是看 textfixture2,答案都是 1,所以我就只比 0,1,15 這三個頻段,取最大值並輸出該頻段

Scoring = (Total logic elements + total memory bit + 9\*embedded multiplier 9-bit element) × (longest gate-level simulation time in  $\underline{ns}$ )