Instructions

Exam in Computer Technology, 1DT301. 2019-10-28.

Time: 08.00 - 13.00

Allowed tools: Only language dictionaries.

Total score: 50 credits. Pass: 20 credits. Grade 4: 30 credits. Grade 5: 40 credits.

Grade F: 0-19, Grade E: 20-25, Grade D: 26-32, Grade C: 33-38, Grade B: 39-44: Grade A: 45-50.

Write clearly and legibly! Answer in Swedish or English!

CPU: ATMEL AVR ATMega2560 in all tasks, unless otherwise indicated.

1.

a) Convert these numbers to decimal numbers:

1111₂ (2-complement form, 4-bit number, signed)

Answer:
$$-2^3 + 2^2 + 2^1 + 2^0 = -8 + 4 + 2 + 1 = -1$$

1111₂ (unsigned number)

Answer:
$$2^3 + 2^2 + 2^1 + 2^0 = 8 + 4 + 2 + 1 = 15$$

1111₈ (octal number)

Answer:
$$8^3 + 8^2 + 8^1 + 8^0 = 512 + 64 + 8 + 1 = 585$$

Answer:
$$16^3 + 16^2 + 16^1 + 16^0 = 4096 + 256 + 16 + 1 = 4369$$

b) Convert the decimal number -3823₁₀ to a binary number in two's complement form, with 13 bits. After that, convert the binary number to a **hexadecimal value**. Give the answer in **hexadecimal!** Show your calculations.

2p

4p

Answer: +3823 = 1110 1110 1111. With 13 bits: 0 1110 1110 1111

Ones-complement, 13 bits: 1 0001 0001 0000.

Division:	Quote:	Rest:	
3823/2	1911	1	lsb
1911/2	955	1	
955/2	477	1	
477/2	238	1	
238/2	119	0	
119/2	59	1	
59/2	29	1	
29/2	14	1	
14/2	7	0	
7/2	3	1	
3/2	1	1	
1/2	0	1	msb




Linneuniversitetet

2. Machine code

Below is part of a program, cut out from the disassembler. The machine code is printed with the most significant byte first, ie as it is described in the Instruction Set Manual. Example: For the instruction \mathbf{ret} , machine code is $\mathbf{9508}$. On lines B -11 the assembler code is removed. Branch or rjump-instructions should be given with an offset to PC, example: BRNE PC -0x06.

- a) Recreate the assembler code by interpreting machine code. Use the enclosed examples from the Instruction Set Manual.
- b) Make a flowchart of the complete program and explain the function of the program. **4p**



Answer: A subroutine that compare left and right nibble of r20. (A nibble is 4 bits of a byte) The two nibbles are compared and sorted so that the highest number will be in the right nibble.



3. Assembler programming.

Below is an assembler program for a subroutine. The subroutine is called from a timer interrupt.


a) Make a flowchart of the assembler program below.

- 4p
- b) Analyze the program and explain what the program will do, the function. Which registers will be used as input/outputs and what do you think they will contain?

4р

Answer: A watch. Timer interrupt each second. r17 contains number of seconds, r18 number of minutes, r19 number of hours and r25:r24 number of days.

```
exam subr:
    inc r17
    cpi r17,0x3c
    brlo exam
    clr r17
    inc r18
    cpi r18, 0b00111100
    brlt exam
    eor r18, r18
    inc r19
    cpi r19, 0x18
    brlt exam
    andi r19, 0x00
    adiw r24,1
exam:
    ret .
                should be:
                reti
```







4. Interrupts.

Se text from manual doc2549 ATmega2560 below.

a) Write 2 lines of assembler code to set the flags in register EICRA to get this function:

Interrupt when pin 3 on port D goes from low to high.

Interrupt when pin 2 on port D goes from high to low.

Interrupt when pin 1 on port D goes from high to low or from low to high.

Interrupt when pin 0 on port D goes has low level.

The register EICRA is placed on address 0x69.

Answer: Idi r16. 0xE4 sts EICRA, r16

```
ldi r16, 0b11100100
sts EICRA, r16
```

```
; ISC31=1, ISC31=1, ISC21=1, ISC21=0
; ISC11=0, ISC11=1, ISC01=0, ISC01=0
```







6p

2p

Which other flags have to be set to get the external interrupts in a) working?

Answer: Interrupt flags in register EIMSK, INT3, INT2, INT1 & INT0 and Global Interrupt Enable Flag in SREG.

Idi r16, 0x0F out EIMSK, r16 sei

```
ldi r16, 0500001111
out EIMSK, r16
```

```
; set INT3, INT2, INT1 &
 ; in register EIMSK
 ; set global interrupt e
```

EIMSK - External Interrupt Mask Register

Dir	¥	0		4	3	2	1	. 0	
Ox1D (OxDD)	INT7	INTS	INTS	INT4	INT2	INT2	INT	INTO	EIMBK
Flourd/Write	AW.	R/W	BW	RW	R/W	ReW	RW.	A/W	
Initial Value	, o	0	D.	ů.	.0.	D	.0	0	

Bits 7:0 – INT7:0: External Interrupt Request 7 - 0 Enable

When an INT7:0 bit is written to one and the I-bit in the Status Register (SREG) is set (one), the corresponding external pin interrupt is enabled. The Interrupt Sense Control bits in the External Interrupt Control Registers - EICRA and EICRB - defines whether the external interrupt is activated on rising or falling edge or level sensed. Activity on any of these pins will trigger an interrupt request even if the pin is enabled as an output. This provides a way of generating a software interrupt.

15.2 Register Description

EICRA - External Interrupt Control Register A 15.2.1

The External Interrupt Control Register A contains control bits for interrupt sense control.

Bit	¥		5	4		2		. 0	
(0x660	ISC11	19C30	ISC21	ISC26	ISC11	SC10	ISC01	ISC00	EICRA
Read/Write	RW.	H/W	RW	SRW	IVW	RW	RW	BW	e in the booking
Initial Value	0		0	0		n	- 0	0	

. Bits 7:0 - ISC31, ISC30 - ISC00, ISC00: External Interrupt 3 - 0 Sense Control Bits

The External Interrupts 3 - 0 are activated by the external pins INT3:0 if the SREG I-flag and the corresponding interrupt mask in the EIMSK is set. The level and edges on the external pins that activate the interrupts are defined in Table 15-1 on page 114. Edges on INT3:0 are registered asynchronously. Pulses on INT3:0 pins wider than the minimum pulse width given in Table 15-2 on page 114 will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt. If enabled, a level triggered interrupt will generate an interrupt request as long as the pin is held low. When changing the ISCn bit, an interrupt can occur. Therefore, it is recommended to first disable INTn by clearing its Interrupt Enable bit in the EIMSK Register. Then, the ISCn bit can be changed. Finally, the INTn interrupt flag should be cleared by writing a logical one to its Interrupt Flag bit (INTFn) in the EIFR Register before the interrupt is re-enabled.

Alternate Functions of Port D

The Port D pins with alternate functions are shown in Table 13-12.

Port Pin	Alternate Function
PD7	T0 (Timer/Counter0 Clock Input)
PD6	T1 (Timer/Counter1 Clock Input)
PD5	XCK1 (USART1 External Clock Input/Output)
PD4	ICP1 (Timer/Counter1 Input Capture Trigger)
PD3	INT3/TXD1 (External Interrupt3 input or USART1 Transmit Pin)
PD2	INT2/RXD1 (External Interrupt2 Input or USART1 Receive Pin)
PD1	INT1/SDA (External Interrupt1 Input or TWI Serial DAta)
PD6	INTO/SCL (External Interrupt0 Input or TWI Serial CLock)

Table 15-1. Interrupt Sense Control

ISCn1	ISCn0	Description
0	0	The low level of INTn generates an interrupt request
.0	1	Any edge of INTn generates asynchronously an interrupt request
1	0.	The falling edge of INTn generates asynchronously an interrupt request
1	1	The rising edge of INTn generates asynchronously an interrupt request

1. n = 3, 2, tor 0.

When changing the ISCn1/ISCn0 bits, the interrupt must be disabled by clearing its interrupt Enable bit in the EIMSK Register. Otherwise an interrupt can occur when the bits are changed.

Table 15-2. Asynchronous External Interrupt Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
levit.	Minimum pulse width for asynchronous external interrupt			50		ns




Linneuniversitetet

5. Assembler program.

Analyze the program below. It is a subroutine that will do some kind of conversion. Try to figure out what! The input value to the subroutine is in register **r24**. Outputs in register **r16**, **r17**, **r18** and **r19**.

a) Make a flowchart of the program.

- 4p
- b) Explain what the program is doing and which values will be in the output registers.
- 4p



Answer: Multiply r24 with 0,54 which is equal division with 1,852. r16 and r17 integer part, r18, r19 fractional part. Conversion from km/h to NM, Nautic Mile.

Ex: 49 km/h = 26,46 NM. R16=2, r17=6, r18= 4, r19= 6.

Distance from the equator to North Pole: 10'000 km = 90x60 NM = 5400 NM. Thus 1 km = 0.54 NM. 1 NM = 10'000/5400 km = 1,852 km.

Name:

C programming.

6. (4p)

a.

Assuming the following integer array

```
arr:
                        77
```

and the statement

```
arr[X] = 99;
```

What should X be set to if You want to replace 77 with 99?

b.

Turn the following sentence into a C statement:

A char pointer references memory location 332.

c.

Describe shortly how the union statement works.

d.

Assuming

int i = 5;

Write a C statement that shifts i left by two positions.

7. (4p)

Given the following assembly program

```
ldi r16, 5
  ldi r17, 0
myLabel:
  add r17, r16
  dec r16
  brne myLabel
```

Create an equivalent C program.

Note! A main() is not required, only its body.

Note! You are not allowed to use labels (goto).

8. (2p)

Create a function having an unsigned char as a parameter and returning 1 if bits 2 and 5 are set otherwise 0.

Note! Use the return statement.



Name:

9. (2p)

Assuming the following

```
int i = 5;

int k = 8;

int *p1 = &i;

int *p2 = p1;

/* A */

i = 55;

*p1 = 88;

/* B */

*p2 = 555;

/* C */
```

What different values does i and k have when A, B and C is reached?



```
6a.
3
6b.
char *p = 332;
See C lecture 4 or the The C Book chapter 6.3.
i = i << 2;
7.
void main()
int i = 5;
             // r16
int sum = 0; // r17
      while(i \ge 0)
      {
             sum = sum + i;
             i = i - 1;
      }
}
8.
A verbose version:
unsigned char test(unsigned char b)
{
unsigned char pattern = 0b100100; // Bits 2 and 5 are set.
unsigned char is_set = 0; // Assume bits not set.
      if( (b & pattern) == pattern)
      {
             is_set = 1;
      }
      return is_set;
}
And a terse version:
unsigned char test1(unsigned char b)
{
      return (b & 0b100100) == 0b100100;
}
9.
A: i = 5, k = 8
B: i = 88, k = 8
C: i = 555, k = 8
```



Linneuniversitetet

From m2560def:

.equ .equ .equ .equ .equ	INTERRUF INTOaddr INT1addr INT2addr INT3addr INT4addr	1 1 1	= = = =	****** 0x0002 0x0004 0x0006 0x0008 0x000a	***	,	External External External	Interrup Interrup Interrup Interrup	********* t Request t Request t Request t Request t Request	0 1 2 3
. equ . equ	PCMSKO EICRB EICRA PCICR OSCCAL PRR1 PRR0 CLKPR WDTCSR EEUK = EECR = GPIOR0 = EIMSK = EIFR = PCIFR =	= 0x6c = 0x6b = 0x6a = 0x69 = 0x66 = 0x65 = 0x64 = 0x61 = 0x60 = 0x1c = 0x1d = 0x1c = 0x1a	,,	MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY	MAPPED MAPPED MAPPED MAPPED MAPPED MAPPED MAPPED MAPPED MAPPED		. equ . equ	PORTE DDRE PINE PORTD DDRD PIND PORTC DDRC PINC PORTB DDRB PINB PORTA DDRA PINA	= 0x0e = 0x0d = 0x0c = 0x0b = 0x0a = 0x09 = 0x08 = 0x07 = 0x06 = 0x05 = 0x04 = 0x03 = 0x02 = 0x01 = 0x00	



Linneuniversitetet

■ ATmega16(L)

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTIO	ONS .			
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	Rd ← Rd + Rr + C	Z,C,N,V,H	1
ADIW	RdI,K	Add Immediate to Word	Rdh:Rdl +- Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1.
SBC	Rd. Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	RdI,K	Subtract Immediate from Word	Rdh Rdl ← Rdh Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd. K	Logical AND Register and Constant	Rd ← Rd • K	2,N,V	1.
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← \$FF - Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1
SBR	Rd.K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd.K	Clear Bit(s) in Register	Rd ← Rd • (SFF - K)	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd − 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z.N.V	1
SER	Rd	Set Register	Rd ← SFF	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2
MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
MULSU	Rd. Rr		R1:R0 ← Rd x Rr	Z,C	2
FMUL.	Rd, Rr	Multiply Signed with Unsigned Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULS	Rd, Rr		R1:R0 + (Rd x Rr) << 1	Z,C	2
FMULSU	Rd. Rr	Fractional Multiply Signed Fractional Multiply Signed with Unsigned	R1 R0 +- (Rd x Rr) << 1	ZC	2
BRANCH INSTRU		Fractional muniply Signed with Unsigned	R1 R0 4- (R0 x R0) 1	65	- 2
RJMP	k.	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC←Z	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k		PC ← PC + k + 1	None	3
ICALL		Relative Subroutine Call Indirect Call to (Z)	PC ← Z	None	3
7779770	k		10.000		1 2 2 2
RET	K.	Direct Subroutine Call Subroutine Return	PC ← k PC ← STACK	None None	4
(454749)))				PACING	-
RETI	040-	Interrupt Return	PC ← STACK # (Rd = Rr) PC ← PC + 2 or 3	Mario	4
CPSE	Rd,Rr	Compare, Skip if Equal	1979/1970	None	1/2/3
CP	Rd,Rr	Compare	Rd - Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	# (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
onno		the state of the state of the state of	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared		100000000000000000000000000000000000000	
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1/2
BREQ BRNE	k k	Branch if Equal Branch if Not Equal	if (Z = 0) then PC +- PC + k + 1	None	1/2
BREQ BRNE BRCS	k k	Branch if Equal Branch if Not Equal Branch if Carry Set	if (Z = 0) then PC ← PC + k + 1 if (C = 1) then PC ← PC + k + 1	None None	1/2
BREQ BRNE BRCS BRCC	k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2 1/2 1/2
BREQ BRNE BRCS BRCC BRSH	k k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$	None None None None	1/2 1/2 1/2 1/2
BREQ BRNE BRCS BRCC BRSH BRLO	k k k k	Branch if Egual Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$	None None None None	1/2 1/2 1/2 1/2 1/2
BREQ BRNE BRCS BRCC BRSH BRLO BRMI	k k k k k	Branch if Egual Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 1)$ then $PC \leftarrow PC + k + 1$	None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2
BREQ BRNE BRCS BRCC BRSH BRLO	k k k k k k	Branch if Egual Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 0)$ then $PC \leftarrow PC + k + 1$	None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2
BREQ BRNE BRCS BRCC BRSH BRLO BRMI	k k k k k	Branch if Egual Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 1)$ then $PC \leftarrow PC + k + 1$	None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2
BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL	k k k k k k	Branch if Egual Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 0)$ then $PC \leftarrow PC + k + 1$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2
BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE	k k k k k k k k k k k k k k k k k k k	Branch if Egual Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 0)$ then $PC \leftarrow PC + k + 1$ if $(N = 0)$ then $PC \leftarrow PC + k + 1$ if $(N = V = 0)$ then $PC \leftarrow PC + k + 1$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLY	k k k k k k k k k k k k k k k k k k k	Branch if Egual Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS	k k k k k k k k k k k k k k k k k k k	Branch if Egual Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 0)$ then $PC \leftarrow PC + k + 1$ if $(N = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC	k k k k k k k k k k k k k k k k k k k	Branch if Egual Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 0)$ then $PC \leftarrow PC + k + 1$ if $(N = 0)$ then $PC \leftarrow PC + k + 1$ if $(N = V = 0)$ then $PC \leftarrow PC + k + 1$ if $(N = V = 0)$ then $PC \leftarrow PC + k + 1$ if $(N = V = 0)$ then $PC \leftarrow PC + k + 1$ if $(N = V = 0)$ then $PC \leftarrow PC + k + 1$ if $(N = V = 0)$ then $PC \leftarrow PC + k + 1$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC BRTS	k	Branch if Egual Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared Branch if T Flag Set	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ if $(H = 1)$ then $PC \leftarrow PC + k + 1$ if $(H = 0)$ then $PC \leftarrow PC + k + 1$ if $(T = 1)$ then $PC \leftarrow PC + k + 1$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2








l innounivaroitatat

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (1 = 1) then PC +- PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (1 = 0) then PC ← PC + k + 1	None	1/2
DATA TRANSFER	INSTRUCTIONS	- qu	- Qri	191	V-
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1.Rd +- Rr+1.Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	-1
LD	Rd, X	Load Indirect	Rd ← (X)	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	Rd ← (X), X ← X * 1	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	X ← X − 1, Rd ← (X)	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	Rd ← (Y), Y ← Y + 1	None	2
LDD	Rd, - Y		Y ← Y - 1, Rd ← (Y)	None	2 2
LD	Rd,Y+q Rd, Z	Load Indirect with Displacement Load Indirect	$Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$	None None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	RdZ	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	Rd +- (Z + q)	None	2
LDS	Rd. k	Load Direct from SRAM	Rd +- (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	(X) ← Rr. X ← X = 1	None	2
ST	- X. Rr	Store Indirect and Pre-Dec.	X ← X - 1, (X) ← Rr	None	2
ST	Y, Rr	Store Indirect and Pre-Dec.	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	(Y) ← Rr. Y ← Y + 1	None	2
ST	-Y, Rr	Store Indirect and Pre-Dec.	Y +- Y - 1, (Y) +- Rr	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z. Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	(Z) ← Rr, Z ← Z + 1	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	Z ← Z - 1, (Z) ← Rr	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd ← (Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	Rd +- (Z), Z +- Z+1	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd +- STACK	None	2
BIT AND BIT-TES	TINSTRUCTIONS		() () () () () () () () () ()	(1)	-
SBI	P,b	Set Bit in I/O Register	VO(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	VO(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C_{r}Rd(n+1)\leftarrow Rd(n)_{r}C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(3.0)\leftarrow Rd(7.4), Rd(7.4)\leftarrow Rd(3.0)$	None	1
BSET	5	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	5	Flag Clear	SREG(s) ← 0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	T ← Rr(b)	T None	1
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None	
SEC		Set Carry	C ← 1	C	1
CLC		Clear Carry	C ← 0	C	1
SEN	+	Set Negative Flag Clear Negative Flag	N ← 1	N N	1
CLN ecz			N ← 0	N Y	1
SEZ		Set Zero Flag Clear Zero Flag	Z+1	Z	1
CLZ	+	The state of the s	Z ← 0 I ← 1	Z	1
CLI		Global Interrupt Enable Global Interrupt Disable	I ← 1 I ← 0		1
SES		Set Signed Test Flag	S ← 1	s	1
CLS		Clear Signed Test Flag	S ← 0	s	1
SEV		Set Twos Complement Overflow.	V+1	V	1
CLV	+	Clear Twos Complement Overflow	V ← 0	V	1
OLV.	_	Set T in SREG	V ← 0 T ← 1	T	1
SET					100
SET	_	Clear T in SREG	T←0	T	1

Mnemonics	Operands	Description	Operation	Flags	#Clocks
CLH		Clear Half Carry Flag in SREG	H ← 0	H.	1
MCU CONTROL	INSTRUCTIONS	50	57		92
NOP	T	No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-Chip Debug Only	None	N/A



Linneuniversitetet






Linneuniversitetet

RJMP - Relative Jump Description: Relative jump to an address within PC - 2K +1 and PC + 2K (words). In the assembler, labels are used instead of relative operands. For AVR microcontrollers with Program memory not exceeding 4K words (8K bytes) this instruction can address the entire memory from every address location. SWAP - Swap Nibbles Operation: PC - PC + k + 1 (1) Description: Syntax: Operands: Program Counter: Stack (1) RJMP k $-2K \le k < 2K$ $PC \leftarrow PC + k + 1$ Unchanged Swaps high and low nibbles in a register 16-bit Opcode: Operation: (1) $R(7:4) \leftarrow Rd(3:0), R(3:0) \leftarrow Rd(7:4)$ kkkk | Syntax: Operands: Program Counter: (1) SWAP Rd $0 \le d \le 31$ PC ← PC + 1 Status Register (SREG) and Boolean Formula: 16-bit Opcode: 0104 dead 0010 Example Status Register and Boolean Formula: #16,942 / Compare #16 to \$42 | Branch if r16 c> \$42 STEEL Z C , Onconditional branch rjep -k add #16.#17 / Add r17 to r16 inc T16 Increment #16 . Destination for risp ido nothing! hop R (Result) equals Rd after the operation. Words: 1 (2 bytes) Cycles: 2 $_{\rm F}$ Increment ± 1 gewa r1 , Swap high and low mibble of rl inc rî ; Increment high nibble of ri . Swap back OUT - Store Register to I/O Location bytes). Description: Stores data from register Rr in the Register File to I/O Space (Ports, Timers, Configuration Registers etc.). Operation: 1/O(A) +- Rr Program Counter: Syntax: Operands: 0 < r < 31 0 < A < 63 PC + PC + 1 (i) OUT A.Rr 16-bit Opcode: AAAA 1011 1AAr EXES STS - Store Direct to Data Space Description: Status Register (SREG) and Boolean Formula: Stores one byte from a Register to the data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space. C A 16-bit address must be supplied. Memory access is limited to the current data segment of 64K bytes. The STS instruction uses the RAMPD Register to access memory above 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPD in register in the VO area has to be changed. Example: clr rie (Clear ris This instruction is not available in all devices. Refer to the device specific instruction set summary 88F F17 7 Set 117 Operation: but \$18, r16 , Write seros to Port B $(k) \leftarrow Rr$ nop , Wait (do nothing) put \$18, r17 , Write ones to Fort B Syntax Operands: Program Counter: (1) STS k.Rr $0 \le r \le 31, 0 \le k \le 65635$ PC +- PC + 2 Words: 1 (2 bytes) 32-bit Opcode: Cycles: 1 Status Register (SREG) and Boolean Formula Example: TI.SPFO0 ; Load ri with the contente of data space location SPF90) add rl to r2 *** SFF00. =2 . Write mack



Linneuniversitetet







EOR - Exclusive OR Performs the logical EOR between the contents of register Rd and register Rr and places the result in the destination regis er Rd. CP - Compare Operation: $Rd \leftarrow Rd \oplus Rr$ Description: Program Counter: This instruction performs a compare between two registers Rd and Rr. None of the registers are changed. All conditions Syntax: Operands: EOR Rd,Rr $0 \le d \le 31, 0 \le r \le 31$ PC +- PC + 1 ranches can be used after this instruction 16-bit Opcode: Rd - Rr ttird tidait tree Program Counter: Syntax: 0 sds31, 0 srs31 CP Rd,Rr PC - PC + 1 Status Register (SREG) and Boolean Formula: 16-bit Opcode: Ulri d444 7771 0 -Status Register (SREG) and Boolean Formula: N ⊕ V, For signed tests ** Cleared Rd3 •Rr3+ Rr3 •R3 +R3• Rd3 Set if there was a borrow from bit 3; cleared otherwise Set if MSB of the result is set, cleared otherwise. N ⊕ V. For signed tests. R7 •R6 •R5 •R4• R3• R2 •R1• R0 Rd7+ Rr7 +R7+ Rd7 +Rr7 +R7 Set if the result is \$00; cleared otherwise Set if two's complement overflow resulted from the operation, cleared otherwise R (Result) equals Rd after the operation Set if MSB of the result is set, cleared otherwise. R7. R6 -R5. R4 -R3 -R2 -R1 -R0 24,24 | Clear r4 Pitwise exclusive or between r0 and r21 Set if the result is \$00; cleared other 10,122 F67 •Rr7+ Rr7 • R7 •R7 • R67 Vords: 1 (2 bytes) Set if the absolute value of the contents of Rr is larger than the absolute value of Rit; cleared otherwise. Cycles: 1 R (Result) after the operation. r4,x10 | Compare r4 with r15 | noteq | Branch 15 r4 e> r19 | Branch destination (45 solding)

CPI - Compare with Immediate

Description:

This instruction performs a compare between register Rd and a constant. The register is not changed. All conditional branches can be used after this instruction.

Operation:

(i) Rd - K

Program Counter:

PC + PC + 1

 Syntax:
 Operands:
 Program Counter:

 (i)
 CPI Rd,K
 $16 \le d \le 31$, $0 \le K \le 255$ PC \leftarrow PC + 1

16-bit Opcode:

8031 KKKK dddd 8000

Status Register (SREG) and Boolean Formula:

Status Register (SREG) and Boolean Formula:

	т .	н	s	V	N	z	c	
-	-	69	-00	=	410	65	- 00	7

Adds two registers without the C Flag and places the result in the destination regist

H: Rd3+Rr3+Rr3+R3+R3+Rd3

ADD - Add without Carry

Description:

(i)

(i)

Operation:

ADD Rd Rr

16-bit Opcode:

Rd ← Rd + Rr

Set if there was a carry from bit 3, cleared otherwise

Operands:

list

 $0 \le d \le 31, 0 \le r \le 31$

S: N ⊕ V, For signed tests.

V: Rd7•Rr7•R7+Rd7•Rr7•R7

Set if two's complement overflow resulted from the operation; cleared other

nddd rrrr

N: R7

Set if MSB of the result is set, cleared otherwise.

Z: R7• R6 •R5• R4 •R3 •R2 •R1 •R0 Set if the result is \$00; cleared otherwise.

C: Rd7 •Rr7 •Rr7 •R7• R7 •Rd7
Set if there was complete the MSB of the re-

Set if there was carry from the MSB of the result; cleared otherwise.

R (Result) equals Rd after the operation.

Example:

add x1,x3 , Add x3 to x1 (x1-x1-x3) add x28,x38 , Add x20 to itself (x28-x28+x28)

Words: 1 (2 bytes) Cycles: 1

- 1	T	н	5	V	N	z	c
22	-	80	64	84	60	0.0	00

H: Rd3 •K3+ K3• R3+ R3 •Rd3

Set if there was a borrow from bit 3; cleared otherwise

S: N ⊕ V, For signed tests.

V: Rd7 •K7 •R7 •Rd7 •K7 •R7

Set if two's complement overflow resulted from the operation; cleared otherwise

N: R7

Set if MSB of the result is set, cleared otherwise.

Z R7 •R6• R5 •R4• R3• R2 •R1 •R0 Set if the result is \$00; cleared otherwise

C: Rd7 •K7 +K7 •R7+ R7 •Rd7

Set if the absolute value of K is larger than the absolute value of Rd, cleared otherwise.

R (Result) after the operation.


Example:

cpl r19,3 , Compare r19 with 1 bone error , Branch if r19<>3

error: nop : Branch destination (do nothing)

Words: 1 (2 bytes)





SUBI - Subtract Immediate

btracts a register and a constant and places the result in the destination register Rd. This instruction is working on Re

ster R16 to R31 and is very well suited for operations on the X, Y and Z-pointers.

6	Operation: Rd ← Rd ∘ K								
(1)	Syntax: SUBI Rd.K 16-bit Opcode:		Operands: 16 ≤ d ≤ 31, 0 ≤ K ≤ 255		Program Counts PC ← PC + 1				
	0101	YEER:	0000	E2008					

ı				-	S. W.	- 104	-	
	85	-	60	0	- 64	62	48	-
ı								

Rd3+ K3+K3 +R3 +R3 +Rd3

Set if there was a borrow from bit 3; cleared otherwise

N @ V, For signed tests.

Rd7 • K7 •R7 •Rd7 • K7 •R7

two's complement overflow resulted from the operation, cleared otherwise.

Set if MSB of the result is set, cleared otherwise.

R7. R6. R5. R4. R3. R2. R1. R0

Rd7+ K7+K7+R7+R7+Rd7 Set if the absolute value of K is larger than the absolute value of Rd; cleared otherwise

ewn : :27,511 ; Habthart \$11 from :22 iron | integ | Branch 1f :22--\$11 , Branch destination (do sorting)

lords: 1 (2 bytes)

SBCI - Subtract Immediate with Carry

Subtracts a constant from a register and subtracts with the C Flag and places the result in the destination register Rd.

Program Counter:

PC ← PC + 1

Operation: $Rd \leftarrow Rd \cdot K \cdot C$ Syntax:

Operands: 16 ≤ d ≤ 31, 0 ≤ K ≤ 255 SBCI Rd.K

16-bit Opcode: 0100 RXXX

Status Register and Boolean Formula:

Rd3 • K3 • K3 • R3 • R3 • Rd3

Set if there was a borrow from bit 3; cleared otherwise

N ⊕ V, For signed tests.

Rd7 •K7 • R7 •Rd7 •K7 •R7

Set if two's complement overflow resulted from the operation, cleared otherwise

Set if MSB of the result is set, cleared otherwise.

R7+ R6 +R5+ R4+ R3 +R2+ R1+ R0+ Z

Previous value remains unchanged when the result is zero; cleared otherwise.

Set if the absolute value of the constant plus previous carry is larger than the absolute value of Rd; cleared other-

R (Result) equals Rd after the operation

Example:

eum; #16,523 : Subtract low byte , Subtract with carry high byte abet #17,84F

Words: 1 (2 bytes)