

# 1DT301, Computer Technology Tuesday, October 16, 2019

- Questions?
- Exam examples



## Digital gates

Name	Symbol	Function	Truth Table
AND	А X	X = A • B or X = AB	A B X 0 0 0 0 1 0 1 0 0 1 1 1
OR	А x	X = A + B	A B X 0 0 0 0 1 1 1 1 1 1
I	A — X	X = A'	A X 0 1 1 0
Buffer	A — X	X = A	A   X 0   0 1   1
NAND	А X	X = (AB)'	A B X 0 0 1 0 1 1 1 0 1 1 1 0
NOR	А	X = (A + B)'	A B X 0 0 1 0 1 0 1 0 1 1 0
XOR Exclusive OR	$A \longrightarrow X$	X = A ⊕ B or X = A'B + AB'	A B X 0 0 0 0 1 1 1 1 1 0
XNOR Exclusive NOR or Equivalence	А X	X = (A ⊕ B)' or X = A'B'+ AB	A B X 0 0 1 0 1 0 1 0 0 1 1 1



#### **INC - Increment**

#### Description:

Adds one -1- to the contents of register Rd and places the result in the destination register Rd.

The C Flag in SREG is not affected by the operation, thus allowing the INC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned numbers, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

#### Operation:

(i) Rd ← Rd + 1

Syntax: Operands: Program Counter: (i) INC Rd  $0 \le d \le 31$  PC  $\leftarrow$  PC + 1

#### 16-bit Opcode:

1001 0104 4444 0011	1001	010d	dddd	0011
---------------------	------	------	------	------

#### Status Register and Boolean Formula:

- 1	Т	Н	s	V	N	Z	С
_	_	-	⇔	⇔	⇔	$\Leftrightarrow$	_

S: N⊕V

For signed tests.

V: R7 •R6 •R5 •R4 •R3 • R2 •R1 •R0

Set if two's complement overflow resulted from the operation; cleared otherwise. Two's complement overflow occurs if and only if Rd was \$7F before the operation.

N: R7

Set if MSB of the result is set; cleared otherwise.

Z: R7 •R6 •R5 •R4•R3 •R2• R1• R0
Set if the result is \$00; Cleared otherwise.

R (Result) equals Rd after the operation.


#### Example:

clr r22 ; clear r22
loop: inc r22 ; increment r22
...
cpi r22,\$4F ; Compare r22 to \$4f
brne loop ; Branch if not equal
nop ; Continue (do nothing)

#### MUL - Multiply Unsigned

#### Description:

This instruction performs 8-bit  $\times$  8-bit  $\rightarrow$  16-bit unsigned multiplication.



The multiplicand Rd and the multiplier Rr are two registers containing unsigned numbers. The 16-bit unsigned product is placed in R1 (high byte) and R0 (low byte). Note that if the multiplicand or the multiplier is selected from R0 or R1 the result will overwrite those after multiplication.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

#### Operation:

 $R1:R0 \leftarrow Rd \times Rr$  $(unsigned \leftarrow unsigned \times unsigned)$ (i)

> Syntax: Operands: MUL Rd,Rr

**Program Counter:** 

 $0 \le d \le 31, 0 \le r \le 31$ 

 $PC \leftarrow PC + 1$ 

#### 16-bit Opcode:

1001	11rd	dddd	rrrr

#### Status Register (SREG) and Boolean Formula:

I	Т	Н	s	V	N	Z	С
_	-	-	-	-	-	<b>\$</b>	⇔

C: R15

(i)

Set if bit 15 of the result is set; cleared otherwise.

R15 •R14 •R13 •R12 •R11 •R10 •R9 •R8 •R7 • R6 • R5 • R4 • R3 • R2 •R1 • R0 Z: Set if the result is \$0000; cleared otherwise.

R (Result) equals R1,R0 after the operation.

#### Example:

10/23/2019


Words: 1 (2 bytes)

Cycles: 2

#### MULS – Multiply Signed

#### Description:

This instruction performs 8-bit  $\times$  8-bit  $\rightarrow$  16-bit signed multiplication.



The multiplicand Rd and the multiplier Rr are two registers containing signed numbers. The 16-bit signed product is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device specific instruction set summary.

#### Operation:

(i)  $R1:R0 \leftarrow Rd \times Rr$  (signed  $\leftarrow$  signed  $\times$  signed)

Syntax:
(i) MULS Rd,Rr

Operands:

Program Counter:

- MULS Rd,Rr  $16 \le d \le 31, 16 \le r \le 31$
- PC ← PC + 1

#### 16-bit Opcode:

0000	0010	dddd	rrrr

#### Status Register (SREG) and Boolean Formula:

1	Т	Н	S	V	N	z	С
_	_	-	-	-	_	$\Leftrightarrow$	⇔

C: R15

Set if bit 15 of the result is set; cleared otherwise.

Z: R15 •R14 •R13 •R12 •R11 •R10 •R9 •R8 •R7 • R6 • R5 • R4 • R3 • R2 •R1 • R0 Set if the result is \$0000; cleared otherwise.

R (Result) equals R1,R0 after the operation.

#### Example:

muls r21,r20 ; Multiply signed r21 and r20 movw r20,r0 ; Copy result back in r21:r20

10/23/2019

Words: 1 (2 bytes)


Cycles: 2

# Atmet On the state of the state

#### MULSU - Multiply Signed with Unsigned

#### Description:

This instruction performs 8-bit  $\times$  8-bit  $\rightarrow$  16-bit multiplication of a signed and an unsigned number.



The multiplicand Rd and the multiplier Rr are two registers. The multiplicand Rd is a signed number, and the multiplier Rr is unsigned. The 16-bit signed product is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device specific instruction set summary.

#### Operation:

(i)  $R1:R0 \leftarrow Rd \times Rr$  (signed  $\leftarrow$  signed  $\times$  unsigned)

Syntax: Operands:

Program Counter:

(i) MULSU Rd,Rr  $16 \le d \le 23$ ,  $16 \le r \le 23$ 

PC ← PC + 1

#### 16-bit Opcode:

0000	0011	0ddd	0rrr

#### Status Register (SREG) and Boolean Formula:

I	Т	Н	s	V	N	Z	С
_	_	_	-	_	_	⇔	⇔

- C: R15
  - Set if bit 15 of the result is set; cleared otherwise.
- Z: R15 •R14 •R13 •R12 •R11 •R10 •R9 •R8 •R7 R6 R5 R4 R3 R2 •R1 R0 Set if the result is \$0000; cleared otherwise.

R (Result) equals R1,R0 after the operation.

#### Example:



- unsigned 8 bit: 0 255
- unsigned 16 bit: 0 65535
- signed 8 bit: -128 +127
- signed 16 bit: -32768 + 32767
- signed 8 bit x signed 8 bit = signed 16 bit
- unsigned 8 bit x signed 8 bit = signed 16 bit
- unsigned 8 bit x unsigned 8 bit = unsigned 16 bit

10/23/2019



a)

c)

numbers and add the two binary numbers together. Give answer in hexadecimal! Show the calculations. 2p Write the octal number 4005210046<sub>8</sub> in hexadecimal form! b) 1p Write the decimal number -6 as a hexadecimal value in two's-complement form, 16 bits.

2p

Convert the hexadecimal number **12B0**<sub>16</sub> and the decimal number **4784**<sub>10</sub> to binary

10/23/2019 8



## 4784 to binary:

Division:	Quote:	Rest			
4784/2	2392	0		Isb	= least significant bit
2392/2	1196	0	4	hito	
1196/2	598	0	<b>-</b> 4	bits	
598/2	299	0			
299/2	149	1			
149/2	74	1		bits	
74/2	37	0		Dita	
37/2	18	1			
18/2	9	0			
9/2	4	1		bits	
4/2	2	0	۲	i DitS	
2/2	1	0			
1/2	0	1		msb	= most significant bit

The binary number is: 1 0010 1011 0000 = 0x12B0



- Convert the hexadecimal number 12B0<sub>16</sub> and the decimal number 4784<sub>10</sub> to binary a) numbers and add the two binary numbers together. Give answer in hexadecimal! Show the calculations.

2p

Write the octal number 4005210046, in hexadecimal form! b)

1p

Write the decimal number -6 as a hexadecimal value in two's-complement form, 16 bits. c)

2p

Convert the hexadecimal number 12B0<sub>16</sub> and the decimal number 4784<sub>10</sub> to binary a) numbers and add the two binary numbers together. Give answer in hexadecimal! Show the calculations.

2p

Answer: 0001 0010 1011 0000 $_2$  + 0001 0010 1011 0000 $_2$  = 0010 0101 0110 0000 $_2$  = 2560 $_{16}$ 

b)

c)

Write the octal number 40052100468 in hexadecimal form!

1p

Write the decimal number -6 as a hexadecimal value in two's-complement form, 16 bits.

2p

Answer:  $+6_{10} = 0000\ 0000\ 0000\ 0110_2\ (16\ bits)$ 1-complement = 1111 1111 1111 1001<sub>2</sub>

2-d0/23/2019 et = 1-complement +1 = 1111 1111 1111 10102 = FFFA16

10



#### Machine code

Below is part of a program most significant byte first Example: The instruction On lines B1 – B9 the asset

- Recreate the assembler a) Instruction Set Manual.
- b) Make a flowchart of the

+000000B1: 9731

+000000B2: F7F1

+000000B3: 9508

+000000B4: 27FF

+000000B5: E1EE

+000000B6: CFFA

+000000B7: EOF3

+000000B8: EEE8

10/23/2019 940C00B1 +000000B9:

#### SBIW - Subtract Immediate from Word

#### Description:

Subtracts an immediate value (0-63) from a register pair and places the result in the register pair. This ins on the upper four register pairs, and is well suited for operations on the Pointer Registers.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

#### Operation:

Syntax:

 $Rd+1:Rd \leftarrow Rd+1:Rd - K$ 

Operands:

 $d \in \{24,26,28,30\}, 0 \le K \le 63$ SBIW Rd+1:Rd.

Program Counter:

 $PC \leftarrow PC + 1$ 

16-bit Opcode:

0111 KKdd KKKK 1001 000 K=00 0001

d=11=3D=? **Rd=R30** 

Status Register (SREG) and Boolean Formula:

Rd+1: Rd=R31:R30 Ν Т  $\Leftrightarrow$  $\Leftrightarrow$  $\Leftrightarrow$ 

S: N 

V, For signed tests. sbiw r31:r30, 1

V: Rdh7 •R15

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R15

Set if MSB of the result is set; cleared otherwise.

R15• R14 •R13 •R12 •R11• R10• R9• R8• R7• R6 •R5• R4• R3 •R2• R1• R0 Z: Set if the result is \$0000; cleared otherwise.

C: R15• Rdh7

Set if the absolute value of K is larger than the absolute value of Rd; cleared otherwise.

R (Result) equals Rdh:Rdl after the operation (Rdh7-Rdh0 = R15-R8, Rdl7-Rdl0=R7-R0).

#### Example:

sbiw : Subtract 1 from r25:r24 r25:r24,1

sbiw ; Subtract 63 from the Y-pointer(r29:r28)

Words: 1 (2 bytes)

Cycles: 2



#### Machine code

Below is part of a pro most significant byte On lines B1 – B9 the

- Recreate the assem (i) a) Instruction Set Manu
- Make a flowchart of (i) b)

9731 +000000B1:

+000000B2: F7F1

9508 +000000B3:

+000000B4: 27FF

+000000B5: E1EE

+000000B6: CFFA

+000000B7: E0F3

+000000B8: EEE8

#### 10/23/2019

940C00B1 +000000B9:

#### BRNE - Branch if Not Equal

#### Description:

Conditional relative branch. Tests the Zero Flag (Z) and branches relatively to PC if Z is cleared. If the cuted immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rd was not equal to the unsigned binary number represented in Rd was not equal to the unsigned binary number represented in Rd was not equal to the unsigned binary number represented in Rd was not equal to the unsigned binary number represented in Rd was not equal to the unsigned binary number represented in Rd was not equal to the unsigned binary number represented in Rd was not equal to the unsigned binary number represented binary number r instruction branches relatively to PC in either direction (PC - 63 ≤ destination ≤ PC + 64). The parameter Example: The instru PC and is represented in two's complement form. (Equivalent to instruction BRBC 1,k).

#### Operation:

If Rd  $\neq$  Rr (Z = 0) then PC  $\leftarrow$  PC + k + 1, else PC  $\leftarrow$  PC + 1

Operands: Syntax:

BRNE k  $-64 \le k \le +63$  **Program Counter:** 

K=?

 $PC \leftarrow PC + k + 1$  $PC \leftarrow PC + 1$ , if condition is false

 $K=11 \ 1111 \ 0 =$ 

111 1110

1111 01kk kkkk k001 1111 000 0111

Status Register (SPEG) and Boolean Fo

1	T	Н	s	V	N	Z	K = -2
_	_	-	-	-	-	-	-

#### Example:

PC = PC + k + 1 =; Clear r27 r27,r27 eor loop: r27 ; Increase r27 inc PC-1

cpi r27,5 ; Compare r27 to 5 : Branch if r27<>5 brne loop

; Loop exit (do nothing) nop

Words: 1 (2 bytes)

Cycles: 1 if condition is false

2 if condition is true

brne pc-1



#### Machine code

Below is part of a program, cut out from the disassembler. The machine code is printed with the most significant byte first, ie as it is described in the Instruction Set Manual.

Example: The instruction RET, the machine code is 9508.

On lines B1 – B9 the assembler code is removed.

- Recreate the assembler code by interpreting machine code. Use the enclosed examples from the Instruction Set Manual.
- b) Make a flowchart of the program and explain what the code is doing.

+000000B1: 9731

+000000B2: F7F1

+000000B3: 9508 RET Subroutine return

+000000B4: 27FF

+000000B5: E1EE

+000000B6: CFFA

+000000B7: E0F3

+000000B8: EEE8

10/23/2019

+000000B9: 940C00B1



#### 2. Machine code

Below is part of a program, cut ou most significant byte first, ie as it i Example: The instruction RET, the On lines B1 – B9 the assembler c

- Recreate the assembler code by instruction Set Manual.
- b) Make a flowchart of the program

+000000B1: 9731

+000000B2: F7F1

+000000B3: 9508 RET

+000000B4: 27FF

+000000B5: E1EE

+000000B6: CFFA

+000000B7: E0F3

+000000B8: EEE8

+000000B9: 940C00B1

#### CLR - Clear Register


#### Description:

Clears a register. This instruction performs an Exclusive OR between a register and itself. This will clear register.

#### Operation:

(i)  $Rd \leftarrow Rd \oplus Rd$ 

	Syntax:	Operands:	Program Counter:
(i)	CLR Rd	$0 \le d \le 31$	PC ← PC + 1



#### $d = 11 \ 1111 \ 1111 = ?$

#### Status Register (SREG) and Boolean Formula:

- 1	T	Н	S	V	N	Z	C
-	-	-	0	0	0	1	_

S: 0 Cleared

V: 0 Cleared

N: 0 Cleared

Z: 1 Set

R (Result) equals Rd after the operation.

#### Example:

clr r18 ; clear r18
loop: inc r18 ; increase r18
...
cpi r18,\$50 ; Compare r18 to \$50
brne loop

Words: 1 (2 bytes) Cycles: 1

### 2. Machine code

Below is part of a program, Example: The instruction RE ter Rd. On lines B1 – B9 the assem

- Recreate the assembler cod a) Instruction Set Manual.
- Make a flowchart of the prog b)

+000000B1: 9731

+000000B2: F7F1

+000000B3: 9508

+000000B4: 27FF

+000000B5: E1EE

+000000B6: **CFFA** 

+000000B7: E0F3

+000000B8: EEE8

+000000B9: 940C00B1

#### EOR – Exclusive OR

#### Description:

most significant byte first, ie Performs the logical EOR between the contents of register Rd and register Rr and places the

**Program Counter:** 

Operation:

 $Rd \leftarrow Rd \oplus Rr$ 

Operands: Syntax:

 $PC \leftarrow PC + 1$ EOR Rd,Rr  $0 \le d \le 31, 0 \le r \le 31$ 

16-bit Opcode: d = 1 1111d = 31dddd r = 310010 01rd rrrr

#### Status Register (SREG) and Boolean Formula:

- 1	T	Н	s	V	N	Z	С
_	-	-	⇔	0	⇔	⇔	-

S: N ⊕ V, For signed tests.

V:

Cleared

N: R7

Set if MSB of the result is set; cleared otherwise.

R7 •R6 •R5 •R4• R3• R2 •R1• R0 Z: Set if the result is \$00; cleared otherwise.


R (Result) equals Rd after the operation.

#### Example:


r4,r4 ; Clear r4 eor



## Exclusive OR



A	В	OUT
0	0	0
0	1	1
1	0	1
1	1	0



1010 0101 1111 0000 0101 0101 1010 0101 1010 0101 0000 0000

xor r16, r16?

= clr r16

10/23/2019



#### 2. Machine code

Below is part of a program, cut or most significant byte first, ie as it i Example: The instruction RET, the On lines B1 – B9 the assembler c

- Recreate the assembler code by instruction Set Manual.
- b) Make a flowchart of the program

+000000B1: 9731

+000000B2: F7F1

+000000B3: 9508 RET

+000000B4: 27FF

+000000B5: E1EE

+000000B6: CFFA

+000000B7: E0F3

+000000B8: EEE8

+000000B9: 940C00B1

#### CLR – Clear Register

#### Description:

Clears a register. This instruction performs an Exclusive OR between a register and itself. This will clear register.

#### Operation:

(i)  $Rd \leftarrow Rd \oplus Rd$ 

Syntax:Operands:Program Counter:(i)CLR Rd $0 \le d \le 31$ PC  $\leftarrow$  PC + 1

16-bit Opcode: (see EOR Rd,Rd)

 $d = 11 \ 1111 \ 1111 = 31$ 

#### Status Register (SREG) and Boolean Formula:

- 1	T	Н	S	V	N	Z	C
-	-	-	0	0	0	1	-

S: 0 Cleared

V: 0 Cleared

N: 0 Cleared

Z: 1 Set

R (Result) equals Rd after the operation.

#### Example:

clr r18 ; clear r18
loop: inc r18 ; increase r18
...
cpi r18,\$50 ; Compare r18 to \$50
brne loop

Words: 1 (2 bytes) Cycles: 1