










# 1DT301, Computer Technology


Tuesday, October 16, 2019

- Questions?
- Exam examples



# Digital gates

Name	Symbol	Function	Truth Table															
AND		$X = A \cdot B$ or $X = AB$	<table><tr><th>A</th><th>B</th><th>X</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	X	0	0	0	0	1	0	1	0	0	1	1	1
A	B	X																
0	0	0																
0	1	0																
1	0	0																
1	1	1																
OR		$X = A + B$	<table><tr><th>A</th><th>B</th><th>X</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	X	0	0	0	0	1	1	1	0	1	1	1	1
A	B	X																
0	0	0																
0	1	1																
1	0	1																
1	1	1																
I		$X = A'$	<table><tr><th>A</th><th>X</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	X	0	1	1	0									
A	X																	
0	1																	
1	0																	
Buffer		$X = A$	<table><tr><th>A</th><th>X</th></tr><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></table>	A	X	0	0	1	1									
A	X																	
0	0																	
1	1																	
NAND		$X = (AB)'$	<table><tr><th>A</th><th>B</th><th>X</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	X	0	0	1	0	1	1	1	0	1	1	1	0
A	B	X																
0	0	1																
0	1	1																
1	0	1																
1	1	0																
NOR		$X = (A + B)'$	<table><tr><th>A</th><th>B</th><th>X</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	X	0	0	1	0	1	0	1	0	0	1	1	0
A	B	X																
0	0	1																
0	1	0																
1	0	0																
1	1	0																
XOR Exclusive OR		$X = A \oplus B$ or $X = A'B + AB'$	<table><tr><th>A</th><th>B</th><th>X</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	X	0	0	0	0	1	1	1	0	1	1	1	0
A	B	X																
0	0	0																
0	1	1																
1	0	1																
1	1	0																
XNOR Exclusive NOR or Equivalence		$X = (A \oplus B)'$ or $X = A'B' + AB$	<table><tr><th>A</th><th>B</th><th>X</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	X	0	0	1	0	1	0	1	0	0	1	1	1
A	B	X																
0	0	1																
0	1	0																
1	0	0																
1	1	1																



## INC – Increment

### Description:

Adds one -1- to the contents of register Rd and places the result in the destination register Rd.

The C Flag in SREG is not affected by the operation, thus allowing the INC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned numbers, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

### Operation:

(i)  $Rd \leftarrow Rd + 1$

### Syntax:

(i) INC Rd

### Operands:

$0 \leq d \leq 31$

### Program Counter:

$PC \leftarrow PC + 1$

### 16-bit Opcode:

1001	010d	dddd	0011
------	------	------	------

### Status Register and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	-

S:  $N \oplus V$   
For signed tests.

V:  $R7 \bullet \overline{R6} \bullet \overline{R5} \bullet \overline{R4} \bullet \overline{R3} \bullet \overline{R2} \bullet \overline{R1} \bullet \overline{R0}$   
Set if two's complement overflow resulted from the operation; cleared otherwise. Two's complement overflow occurs if and only if Rd was \$7F before the operation.

N: R7  
Set if MSB of the result is set; cleared otherwise.

Z:  $\overline{R7} \bullet \overline{R6} \bullet \overline{R5} \bullet \overline{R4} \bullet \overline{R3} \bullet \overline{R2} \bullet \overline{R1} \bullet \overline{R0}$   
Set if the result is \$00; Cleared otherwise.


R (Result) equals Rd after the operation.

### Example:

```

        clr     r22        ; clear r22
loop:   inc     r22        ; increment r22
        ...
        cpi     r22,$4F    ; Compare r22 to $4f
        brne    loop      ; Branch if not equal
        nop                     ; Continue (do nothing)


```



## MUL – Multiply Unsigned

### Description:

This instruction performs 8-bit  $\times$  8-bit  $\rightarrow$  16-bit unsigned multiplication.



The multiplicand Rd and the multiplier Rr are two registers containing unsigned numbers. The 16-bit unsigned product is placed in R1 (high byte) and R0 (low byte). Note that if the multiplicand or the multiplier is selected from R0 or R1 the result will overwrite those after multiplication.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

### Operation:

- (i)  $R1:R0 \leftarrow Rd \times Rr$  (unsigned  $\leftarrow$  unsigned  $\times$  unsigned)

### Syntax:

- (i) MUL Rd,Rr

### Operands:

- $0 \leq d \leq 31, 0 \leq r \leq 31$

### Program Counter:

- $PC \leftarrow PC + 1$

### 16-bit Opcode:

1001	11rd	dddd	rrrr
------	------	------	------

### Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	–	–	–	–	$\Leftrightarrow$	$\Leftrightarrow$

C: R15

Set if bit 15 of the result is set; cleared otherwise.

Z:  $\overline{R15} \bullet \overline{R14} \bullet \overline{R13} \bullet \overline{R12} \bullet \overline{R11} \bullet \overline{R10} \bullet \overline{R9} \bullet \overline{R8} \bullet \overline{R7} \bullet \overline{R6} \bullet \overline{R5} \bullet \overline{R4} \bullet \overline{R3} \bullet \overline{R2} \bullet \overline{R1} \bullet \overline{R0}$

Set if the result is \$0000; cleared otherwise.

R (Result) equals R1,R0 after the operation.


### Example:

```
mul  r5,r4    ; Multiply unsigned r5 and r4
movw r4,r0    ; Copy result back in r5:r4
```

10/23/2019

Words: 1 (2 bytes)


Cycles: 2



# MULS – Multiply Signed

## Description:

This instruction performs 8-bit × 8-bit → 16-bit signed multiplication.



The multiplicand Rd and the multiplier Rr are two registers containing signed numbers. The 16-bit signed product is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device specific instruction set summary.

## Operation:

- (i)  $R1:R0 \leftarrow Rd \times Rr$  (signed ← signed × signed)

## Syntax:

- (i) MULS Rd,Rr

## Operands:

- $16 \leq d \leq 31, 16 \leq r \leq 31$

## Program Counter:

- $PC \leftarrow PC + 1$

## 16-bit Opcode:

0000	0010	dddd	rrrr
------	------	------	------

## Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	–	–	–	–	↔	↔

C: R15  
Set if bit 15 of the result is set; cleared otherwise.

Z:  $\overline{R15} \cdot \overline{R14} \cdot \overline{R13} \cdot \overline{R12} \cdot \overline{R11} \cdot \overline{R10} \cdot \overline{R9} \cdot \overline{R8} \cdot \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$   
Set if the result is \$0000; cleared otherwise.

R (Result) equals R1,R0 after the operation.

## Example:

```


muls r21,r20 ; Multiply signed r21 and r20
movw r20,r0 ; Copy result back in r21:r20

```

10/23/2019

Words: 1 (2 bytes)


Cycles: 2



## MULSU – Multiply Signed with Unsigned

### Description:

This instruction performs 8-bit  $\times$  8-bit  $\rightarrow$  16-bit multiplication of a signed and an unsigned number.



The multiplicand Rd and the multiplier Rr are two registers. The multiplicand Rd is a signed number, and the multiplier Rr is unsigned. The 16-bit signed product is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device specific instruction set summary.

### Operation:

- (i)  $R1:R0 \leftarrow Rd \times Rr$  (signed  $\leftarrow$  signed  $\times$  unsigned)

### Syntax:

- (i) MULSU Rd,Rr

### Operands:

$16 \leq d \leq 23, 16 \leq r \leq 23$

### Program Counter:

$PC \leftarrow PC + 1$

### 16-bit Opcode:

0000	0011	0ddd	0rrr
------	------	------	------

### Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	–	–	–	–	$\leftrightarrow$	$\leftrightarrow$

C: R15  
Set if bit 15 of the result is set; cleared otherwise.

Z:  $\overline{R15} \cdot \overline{R14} \cdot \overline{R13} \cdot \overline{R12} \cdot \overline{R11} \cdot \overline{R10} \cdot \overline{R9} \cdot \overline{R8} \cdot \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$   
Set if the result is \$0000; cleared otherwise.


R (Result) equals R1,R0 after the operation.

### Example:


```

;*****
;* DESCRIPTION
;*Signed multiply of two 16-bit numbers with 32-bit result.
;* USAGE
;*r19:r18:r17:r16 = r23:r22 * r21:r20
;*****
mulsr16x16_32:
    clrr2
    mulsr23, r21; (signed)ah * (signed)bh

```




- unsigned 8 bit: 0 - 255
- unsigned 16 bit: 0 – 65535
- signed 8 bit: -128 - +127
- signed 16 bit: -32768 - + 32767
- signed 8 bit x signed 8 bit = signed 16 bit
- unsigned 8 bit x signed 8 bit = signed 16 bit
- unsigned 8 bit x unsigned 8 bit = unsigned 16 bit



1.

- a) Convert the hexadecimal number **12B0<sub>16</sub>** and the decimal number **4784<sub>10</sub>** to binary numbers and add the two binary numbers together. Give answer in hexadecimal! Show the calculations. **2p**
- b) Write the octal number **4005210046<sub>8</sub>** in hexadecimal form! **1p**
- c) Write the decimal number -6 as a hexadecimal value in two's-complement form, 16 bits. **2p**






# 4784 to binary:

Division:	Quote:	Rest:	
4784/2	2392	0	lsb = least significant bit
2392/2	1196	0	
1196/2	598	0	
598/2	299	0	
299/2	149	1	4 bits
149/2	74	1	
74/2	37	0	
37/2	18	1	
18/2	9	0	4 bits
9/2	4	1	
4/2	2	0	
2/2	1	0	
1/2	0	1	msb = most significant bit

The binary number is: 1 0010 1011 0000 = 0x12B0<sub>9</sub>



1.

- a) Convert the hexadecimal number  $12B0_{16}$  and the decimal number  $4784_{10}$  to binary numbers and add the two binary numbers together. Give answer in hexadecimal! Show the calculations. 2p
- b) Write the octal number  $4005210046_8$  in hexadecimal form! 1p
- c) Write the decimal number -6 as a hexadecimal value in two's-complement form, 16 bits. 2p

- a) Convert the hexadecimal number  $12B0_{16}$  and the decimal number  $4784_{10}$  to binary numbers and add the two binary numbers together. Give answer in hexadecimal! Show the calculations. 2p

**Answer:**  $0001\ 0010\ 1011\ 0000_2 + 0001\ 0010\ 1011\ 0000_2 = 0010\ 0101\ 0110\ 0000_2 = 2560_{16}$

- b) Write the octal number  $4005210046_8$  in hexadecimal form! 1p


**Answer:**  $4005210046_8 = 100\ 000\ 000\ 101\ 010\ 001\ 000\ 000\ 100\ 110_2 = 20151026_{16}$

- c) Write the decimal number -6 as a hexadecimal value in two's-complement form, 16 bits. 2p

**Answer:**  $+6_{10} = 0000\ 0000\ 0000\ 0110_2$  (16 bits)

**1-complement** =  $1111\ 1111\ 1111\ 1001_2$

**2-complement** =  $1-complement + 1 = 1111\ 1111\ 1111\ 1010_2 = FFFA_{16}$



## 2. Machine code

Below is part of a program  
most significant byte first.  
Example: The instruction  
On lines B1 – B9 the asse

a) Recreate the assembler  
Instruction Set Manual.

b) Make a flowchart of the p

+000000B1: 9731

+000000B2: F7F1

+000000B3: 9508

+000000B4: 27FF

+000000B5: E1EE

+000000B6: CFFA

+000000B7: E0F3

+000000B8: EEE8

+000000B9: 940C00B1

10/23/2011

## SBIW – Subtract Immediate from Word

### Description:

Subtracts an immediate value (0-63) from a register pair and places the result in the register pair. This ins on the upper four register pairs, and is well suited for operations on the Pointer Registers.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

### Operation:

(i)  $Rd+1:Rd \leftarrow Rd+1:Rd - K$

### Syntax:

(i) SBIW Rd+1:Rd,K d  $\in \{24,26,28,30\}$ ,  $0 \leq K \leq 63$

### Operands:

### Program Counter:

PC  $\leftarrow$  PC + 1

### 16-bit Opcode:

1001	0111	KKdd	KKKK
------	------	------	------

1001 0111 0011 0001

K=? K=00 0001

D=? d=11 = 3

Rd=R30

Rd+1: Rd=R31:R30

### Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$

S:  $N \oplus V$ , For signed tests.

V:  $Rdh7 \bullet \overline{R15}$

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R15

Set if MSB of the result is set; cleared otherwise.

Z:  $\overline{R15} \bullet \overline{R14} \bullet \overline{R13} \bullet \overline{R12} \bullet \overline{R11} \bullet \overline{R10} \bullet \overline{R9} \bullet \overline{R8} \bullet \overline{R7} \bullet \overline{R6} \bullet \overline{R5} \bullet \overline{R4} \bullet \overline{R3} \bullet \overline{R2} \bullet \overline{R1} \bullet \overline{R0}$

Set if the result is \$0000; cleared otherwise.

C:  $R15 \bullet \overline{Rdh7}$

Set if the absolute value of K is larger than the absolute value of Rd; cleared otherwise.

R (Result) equals Rdh:Rdl after the operation ( $Rdh7-Rdh0 = R15-R8$ ,  $Rdl7-Rdl0 = R7-R0$ ).

### Example:


sbiw r25:r24,1 ; Subtract 1 from r25:r24

sbiw YH:YL,63 ; Subtract 63 from the Y-pointer(r29:r28)

Words: 1 (2 bytes)

Cycles: 2

sbiw r31:r30, 1



## 2. Machine code

Below is part of a program. The most significant byte of the instruction is highlighted in red.

Example: The instruction on lines B1 – B9 the

- Recreate the assembly program using the AVR Instruction Set Manual.
- Make a flowchart of the program.

+000000B1: 9731

+000000B2: **F7F1**

+000000B3: 9508

+000000B4: 27FF

+000000B5: E1EE

+000000B6: CFFA

+000000B7: E0F3

+000000B8: EEE8

+000000B9: 940C00B1

## BRNE – Branch if Not Equal

### Description:

Conditional relative branch. Tests the Zero Flag (Z) and branches relatively to PC if Z is cleared. If the condition is met, the branch will occur immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rr. The instruction branches relatively to PC in either direction ( $PC - 63 \leq \text{destination} \leq PC + 64$ ). The parameter k is the branch offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 1,k).

### Operation:

- If  $Rd \neq Rr$  ( $Z = 0$ ) then  $PC \leftarrow PC + k + 1$ , else  $PC \leftarrow PC + 1$

### Syntax:

- BRNE k

### Operands:

$-64 \leq k \leq +63$

### Program Counter:

$PC \leftarrow PC + k + 1$

$PC \leftarrow PC + 1$ , if condition is false

### 16-bit Opcode:

1111	01kk	kkkk	k001
<b>1111</b>	<b>0111</b>	<b>1111</b>	<b>0001</b>

**K=?**

**K=11 1111 0 =  
111 1110**

**K = -2**

### Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

### Example:

```
eor    r27,r27    ; Clear r27
loop:  inc    r27    ; Increase r27
...
cpi    r27,5      ; Compare r27 to 5
brne   loop       ; Branch if r27<>5
nop                    ; Loop exit (do nothing)
```


**PC = PC + k + 1 =  
PC-1**

**brne pc-1**

Words: 1 (2 bytes)

Cycles: 1 if condition is false

2 if condition is true



## 2. Machine code

Below is part of a program, cut out from the disassembler. The machine code is printed with the most significant byte first, ie as it is described in the Instruction Set Manual.

Example: The instruction RET, the machine code is 9508.

On lines B1 – B9 the assembler code is removed.

- Recreate the assembler code by interpreting machine code. Use the enclosed examples from the Instruction Set Manual.
- Make a flowchart of the program and explain what the code is doing.

+000000B1:	9731		
+000000B2:	F7F1		
+000000B3:	9508	RET	Subroutine return
+000000B4:	27FF		
+000000B5:	E1EE		
+000000B6:	CFFA		
+000000B7:	E0F3		
+000000B8:	EEE8		
+000000B9:	940C00B1		

## 2. Machine code

Below is part of a program, cut out the most significant byte first, ie as it is in the Example: The instruction RET, the On lines B1 – B9 the assembler code

- Recreate the assembler code by using the Instruction Set Manual.
- Make a flowchart of the program

```
+000000B1:  9731
+000000B2:  F7F1
+000000B3:  9508      RET
+000000B4:  27FF
+000000B5:  E1EE
+000000B6:  CFFA
+000000B7:  E0F3
+000000B8:  EEE8
+000000B9:  940C00B1
```

## CLR – Clear Register

### Description:

Clears a register. This instruction performs an Exclusive OR between a register and itself. This will clear the register.

Operation:  
(i)  $Rd \leftarrow Rd \oplus Rd$

Syntax:                      Operands:  
(i) CLR Rd                       $0 \leq d \leq 31$

Program Counter:  
 $PC \leftarrow PC + 1$

16-bit Opcode: (see EOR Rd,Rd)

0010	01dd	dddd	dddd
------	------	------	------

**d = 11 1111 1111 = ?**

### Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	0	0	0	1	-

S: 0  
Cleared

V: 0  
Cleared

N: 0  
Cleared

Z: 1  
Set

R (Result) equals Rd after the operation.


### Example:

```
clr    r18      ; clear r18
loop:  inc    r18      ; increase r18
...
cpi    r18,$50   ; Compare r18 to $50
brne   loop
```

Words: 1 (2 bytes)

Cycles: 1





## 2. Machine code

Below is part of a program, most significant byte first, ie Example: The instruction RE On lines B1 – B9 the assem

- Recreate the assembler code Instruction Set Manual.
- Make a flowchart of the prog

+000000B1: 9731  
+000000B2: F7F1  
+000000B3: 9508  
+000000B4: 27FF  
+000000B5: E1EE  
+000000B6: CFFA  
+000000B7: E0F3  
+000000B8: EEE8  
+000000B9: 940C00B1

## EOR – Exclusive OR

### Description:

Performs the logical EOR between the contents of register Rd and register Rr and places the result in register Rd.

### Operation:

(i)  $Rd \leftarrow Rd \oplus Rr$

### Syntax:

(i) EOR Rd,Rr

### Operands:

$0 \leq d \leq 31, 0 \leq r \leq 31$

### Program Counter:

$PC \leftarrow PC + 1$

### 16-bit Opcode:

0010	01rd	dddd	rrrr
------	------	------	------

d = 1 1111 d = 31  
r = 1 1111 r = 31

### Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	–	$\Leftrightarrow$	0	$\Leftrightarrow$	$\Leftrightarrow$	–

S:  $N \oplus V$ , For signed tests.

V: 0  
Cleared


N: R7  
Set if MSB of the result is set; cleared otherwise.

Z:  $\overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$   
Set if the result is \$00; cleared otherwise.


R (Result) equals Rd after the operation.

### Example:


eor r4,r4 ; Clear r4



# Exclusive OR



A	B	OUT
0	0	0
0	1	1
1	0	1
1	1	0



1010 0101	1010 0101
1111 0000	1010 0101
0101 0101	0000 0000

`xor r16, r16 ?`      `= clr r16`



## 2. Machine code

Below is part of a program, cut out the most significant byte first, i.e. as it is. Example: The instruction RET, the On lines B1 – B9 the assembler code

- Recreate the assembler code by the Instruction Set Manual.
- Make a flowchart of the program

```
+000000B1:  9731
+000000B2:  F7F1
+000000B3:  9508      RET
+000000B4:  27FF
+000000B5:  E1EE
+000000B6:  CFFA
+000000B7:  E0F3
+000000B8:  EEE8
+000000B9:  940C00B1
```

### CLR – Clear Register

#### Description:

Clears a register. This instruction performs an Exclusive OR between a register and itself. This will clear the register.

#### Operation:

(i)  $Rd \leftarrow Rd \oplus Rd$

#### Syntax:

(i) CLR Rd

#### Operands:

$0 \leq d \leq 31$

#### Program Counter:

$PC \leftarrow PC + 1$

#### 16-bit Opcode: (see EOR Rd,Rd)

0010	01dd	dddd	dddd
------	------	------	------

$d = 11\ 1111\ 1111 = 31$

#### Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	0	0	0	1	-

S: 0  
Cleared

V: 0  
Cleared

N: 0  
Cleared

Z: 1  
Set

R (Result) equals Rd after the operation.

#### Example:

```
clr    r18      ; clear r18
loop:  inc    r18      ; increase r18
...
cpi    r18,$50   ; Compare r18 to $50
brne   loop
```

Words: 1 (2 bytes)

Cycles: 1