



# Computer Technology I

## Lab. 1 : How to use the PORTs, Digital input/output, Subroutine call



*Author:*

*Supervisor:*

*Semester:* Autumn 2019

*Area:* Computer Science

*Course code:* 1DT301

## Contents

## 1 Task 1

For the first task the goal was to get a light blinking. This was done by setting the data direction register to output, and after that setting the LED port low.

[illegible]

Here is the flowchart :



```

;Load pre-configured files for the ports and memory addresses
#include "m2560def.inc"

ldi r16, 0xFF ; load 0b1111 1111 to r16
out DDRB, r16 ; we set the Data Direction Register B to be ready to
               give an output to turn on the light (0 is on and 1 is off) so now
               we are outputting 1

ldi r17, 0x00 ; we load 0b0000 0000 to the register 17
out DDRD, r17 ; we set the Data Direction Register D to take an input

ldi r16, 0xFF ;
out PORTB, r16 ; we are setting the PORTB to give an output of 0b1111
               1111 like that the light is off (for LED 0 is on and 1 is off)

; we are creating an infinite loop to check if the switch port is on or
; off
infinite_loop_switch:

    in r18, PIND ; The input data received from the input PIND is
                 stored in the register r18
    out PORTB, r18 ;The PORTB will take the data of r18 and output
                  it to the LED and turn on the light if it is correct

rjmp infinite_loop_switch ;we repeat the process

```

Here is the flowchart for this task :




Figure 2: Task 2 flowchart

### 3 Task 3

In task 3 the goal was to turn on led 0, only if switch 5 was pressed. by checking if the bit for switch 5 is high we are able to turn the led on at the right moment

[illegible]

## 4 Task 4

In task 4 we needed to run the task 3 code in the simulator, as seen in the screenshots below, this worked.

TBD

## 5 Task 5

For task 5 we needed to create a ring counter. This was done by creating a loop which constantly shifts the PORTB register one sideways with a delay.

[illegible]





```

        OUT DDRB, r17
        ldi r16, 8

incloop:
        LSL r17
        OUT PORTB, r17
        call timer
        dec r16
        brne incloop
        ldi r16, 8
        call decloop

decloop:
        LSR r17
        SBR r17, 128
        OUT PORTB, r17
        call timer
        dec r16
        brne decloop
        ldi r16, 8
        call incloop

timer:
; Generated by delay loop calculator
; at http://www.bretmulvey.com/avrdelay.html
        ldi r18, 5
        ldi r19, 20
        ldi r20, 175
L1: dec r20
    brne L1
    dec r19
    brne L1
    dec r18
    brne L1
    rjmp PC+1
    ret

```