



Sheet for Written Examinations

(Can also be used in the examinations box.)

This sheet should always be submitted.

NB Any loose sheets must always be attached to the examination script

School Computer Science		
Written examination in sub-component course -		Examination code 1001
Course / degree programme 1DT301 - Computer Technology		
Date 2019-10-28	Time 08.00 – 13.00	Place Stenladan (77) / Gulan (2) / N1013K (13)
Total number of pages submitted 1 cover sheet, 15 exam pages	Examination aids permitted Only language dictionaries.	
Miscellaneous		
Teacher responsible for examination Anders Haggren		Visited examination hall Yes, Växjö.
Can be reached on the following telephone number Anders Haggren - 0470 70 88 18, or 070 600 93 64		Time 8 - 13

Examination coversheet
<input checked="" type="checkbox"/> Yes, coversheet can be distributed (answers should be written on the loose pieces of paper)
<input type="checkbox"/> No, coversheet cannot be distributed (answers should be written on the question sheet)

NB Name and Swedish civic registration number should be written in ink

Examinee's name (or code)		
Swedish civic registration code is stated)		
Programme / course		
No. of credits	Grade	Teacher code

Instructions

Examination scripts can be handed in at the earliest after 50 minutes after the start of the examination (any late examinees are thereby given the opportunity to participate). Examinees should always bring ID with them.

ID shown <input type="checkbox"/> Yes <input type="checkbox"/> No	Examination script submitted at (time)	Signature of invigilator
--	--	--------------------------

Poäng:

1.	2.	3.	4.	5.	6.	7.	8.	9.	Sum:	Grade:



Exam in Computer Technology, 1DT301. 2019-10-28.

Time: 08.00 - 13.00

Allowed tools: Only language dictionaries.

Total score: 50 credits. Pass: 20 credits. Grade 4: 30 credits. Grade 5: 40 credits.

Grade **F**: 0–19, Grade **E**: 20–25, Grade **D**: 26–32, Grade **C**: 33–38, Grade **B**: 39–44: Grade **A**: 45-50.

Write clearly and legibly! Answer in Swedish or English!

CPU: ATMEL AVR ATmega2560 in all tasks, unless otherwise indicated.

1.

a) Convert these numbers to **decimal** numbers:

1111₂ (2-complement form, 4-bit number, signed)

1111₂ (unsigned number)

1111₈ (octal number)

1111₁₆ (hexadecimal number)

4p

b) Convert the decimal number **-3823**₁₀ to a binary number in two's complement form, with **13 bits**. After that, convert the binary number to a **hexadecimal value**.

Give the answer in **hexadecimal**! Show your calculations.

2p



2. Machine code

Below is part of a program, cut out from the disassembler. The machine code is printed with the most significant byte first, ie as it is described in the Instruction Set Manual.

Example: For the instruction **ret**, machine code is **9508**.

On lines B –11 the assembler code is removed. Branch or rjump-instructions should be given with an offset to PC, example: BRNE PC – 0x06.

- a) Recreate the assembler code by interpreting machine code. Use the enclosed examples from the Instruction Set Manual. **4p**
- b) Make a flowchart of the complete program and explain the function of the program. **4p**

@00000003:

+00000003:	936F	PUSH	R22	Push register on stack
+00000004:	935F	PUSH	R21	Push register on stack
+00000005:	C004	RJMP	PC+0x0005	Relative jump
@00000006:	swap_n			
+00000006:	9542	SWAP	R20	Swap nibbles
@00000007:	return			
+00000007:	915F	POP	R21	Pop register from stack
+00000008:	916F	POP	R22	Pop register from stack
+00000009:	9508	RET		Subroutine return
@0000000A:	bcd			
+0000000A:	2F54	MOV	R21,R20	Copy register
+0000000B:	705F			
+0000000C:	2F64			
+0000000D:	7F60			
+0000000E:	9562			
+0000000F:	1756			
+00000010:	F3AC			
+00000011:	CFF5			



3. Assembler programming.

Below is an assembler program for a subroutine. The subroutine is called from a timer interrupt.

- a) Make a flowchart of the assembler program below. **4p**
- b) Analyze the program and explain what the program will do, the function. Which registers will be used as input/outputs and what do you think they will contain? **4p**

```
exam_subr:
    inc r17
    cpi r17,0x3c
    brlo exam
    clr r17
    inc r18
    cpi r18, 0b00111100
    brlt exam
    eor r18,r18
    inc r19
    cpi r19, 0x18
    brlt exam
    andi r19, 0x00
    adiw r24,1
exam:
    ret
```



4. Interrupts.

Se text from manual doc2549_ATmega2560 below.

- a) Write 2 lines of assembler code to set the flags in register EICRA to get this function:
Interrupt when pin 3 on port D goes from low to high.
Interrupt when pin 2 on port D goes from high to low.
Interrupt when pin 1 on port D goes from high to low or from low to high.
Interrupt when pin 0 on port D goes has low level.
The register EICRA is placed on address 0x69.

6p

- b) Which other flags have to be set to get the external interrupts in a) working?

2p

15.2 Register Description

15.2.1 EICRA – External Interrupt Control Register A

The External Interrupt Control Register A contains control bits for interrupt sense control.

Bit	7	6	5	4	3	2	1	0	
(0x69)	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	EICRA
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

• Bits 7:0 – ISC31, ISC30 – ISC00, ISC00: External Interrupt 3 - 0 Sense Control Bits

The External Interrupts 3 - 0 are activated by the external pins INT3:0 if the SREG I-flag and the corresponding interrupt mask in the EIMSK is set. The level and edges on the external pins that activate the interrupts are defined in [Table 15-1 on page 114](#). Edges on INT3:0 are registered asynchronously. Pulses on INT3:0 pins wider than the minimum pulse width given in [Table 15-2 on page 114](#) will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt. If enabled, a level triggered interrupt will generate an interrupt request as long as the pin is held low. When changing the ISCN bit, an interrupt can occur. Therefore, it is recommended to first disable INTn by clearing its Interrupt Enable bit in the EIMSK Register. Then, the ISCN bit can be changed. Finally, the INTn interrupt flag should be cleared by writing a logical one to its Interrupt Flag bit (INTFn) in the EIFR Register before the interrupt is re-enabled.

Table 15-1. Interrupt Sense Control⁽¹⁾

ISCn1	ISCn0	Description
0	0	The low level of INTn generates an interrupt request
0	1	Any edge of INTn generates asynchronously an interrupt request
1	0	The falling edge of INTn generates asynchronously an interrupt request
1	1	The rising edge of INTn generates asynchronously an interrupt request

Note: 1. n = 3, 2, 1 or 0.

When changing the ISCN1/ISCn0 bits, the interrupt must be disabled by clearing its Interrupt Enable bit in the EIMSK Register. Otherwise an interrupt can occur when the bits are changed.

Table 15-2. Asynchronous External Interrupt Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Units
t_{INT}	Minimum pulse width for asynchronous external interrupt			50		ns

13.3.4 Alternate Functions of Port D

The Port D pins with alternate functions are shown in [Table 13-12](#).

Table 13-12. Port D Pins Alternate Functions

Port Pin	Alternate Function
PD7	T0 (Timer/Counter0 Clock Input)
PD6	T1 (Timer/Counter1 Clock Input)
PD5	XCK1 (USART1 External Clock Input/Output)
PD4	ICP1 (Timer/Counter1 Input Capture Trigger)
PD3	INT3/TXD1 (External Interrupt3 Input or USART1 Transmit Pin)
PD2	INT2/RXD1 (External Interrupt2 Input or USART1 Receive Pin)
PD1	INT1/SDA (External Interrupt1 Input or TWI Serial DAta)
PD0	INT0/SCL (External Interrupt0 Input or TWI Serial CLock)



5. Assembler program.

Analyze the program below. It is a subroutine that will do some kind of conversion. Try to figure out what! The input value to the subroutine is in register **r24**. Outputs in register **r16**, **r17**, **r18** and **r19**.

a) Make a flowchart of the program.

4p

b) Explain what the program is doing and which values will be in the output registers.

4p

convert:

```
ldi    r16, 54
mul     r24, r16
mov     r21, r1
mov     r20, r0
clr     r16
clr     r17
clr     r18
clr     r19
```

```
_m:    ldi     r22, low(1000)
        ldi     r23, high(1000)
        cp      r20, r22
        cpc     r21, r23
        brlt    _c
        subi    r20, low(1000)
        sbci    r21, high(1000)
        inc     r16
        rjmp    _m
```

```
_c:    ldi     r22, low(100)
        ldi     r23, high(100)
        cp      r20, r22
        cpc     r21, r23
        brlt    _d
        subi    r20, low(100)
        sbci    r21, high(100)
        inc     r17
        rjmp    _c
```

```
_d:    ldi     r22, low(10)
        ldi     r23, high(10)
        cp      r20, r22
        cpc     r21, r23
        brlt    _n
        subi    r20, low(10)
        sbci    r21, high(10)
        inc     r18
        rjmp    _d
```

```
_n:    mov     r19, r20
        ret
```



C programming.

6.

(4p)

a.

Assuming the following integer array

arr:

7	9	33	77	8
---	---	----	----	---

and the statement

```
arr[X] = 99;
```

What should X be set to if You want to replace 77 with 99?

b.

Turn the following sentence into a C statement:

A char pointer references memory location 332.

c.

Describe shortly how the union statement works.

d.

Assuming

```
int i = 5;
```

Write a C statement that shifts i left by two positions.

7.

(4p)

Given the following assembly program

```
ldi r16, 5
ldi r17, 0
myLabel:
add r17, r16
dec r16
brne myLabel
```

Create an equivalent C program.

Note! A main() is not required, only its body.

Note! You are not allowed to use labels (goto).

8.

(2p)

Create a function having an unsigned char as a parameter and returning 1 if bits 2 and 5 are set otherwise 0.

Note! Use the return statement.



9.

(2p)

Assuming the following

```
int i = 5;  
int k = 8;  
int *p1 = &i;  
int *p2 = p1;
```

```
/* A */
```

```
i = 55;  
*p1 = 88;
```

```
/* B */
```

```
*p1 = 444;  
*p2 = 555;
```

```
/* C */
```

What different values does i and k have when A, B and C is reached?



From m2560def:

```
; ***** INTERRUPT VECTORS *****
.equ    INT0addr    = 0x0002    ; External Interrupt Request 0
.equ    INT1addr    = 0x0004    ; External Interrupt Request 1
.equ    INT2addr    = 0x0006    ; External Interrupt Request 2
.equ    INT3addr    = 0x0008    ; External Interrupt Request 3
.equ    INT4addr    = 0x000a    ; External Interrupt Request 4
.equ    INT5addr    = 0x000c    ; External Interrupt Request 5

.equ    PCMSK1      = 0x6c      ; MEMORY MAPPED
.equ    PCMSK0      = 0x6b      ; MEMORY MAPPED
.equ    EICRB       = 0x6a      ; MEMORY MAPPED
.equ    EICRA       = 0x69      ; MEMORY MAPPED
.equ    PCICR       = 0x68      ; MEMORY MAPPED
.equ    OSCCAL      = 0x66      ; MEMORY MAPPED
.equ    PRR1        = 0x65      ; MEMORY MAPPED
.equ    PRR0        = 0x64      ; MEMORY MAPPED
.equ    CLKPR       = 0x61      ; MEMORY MAPPED
.equ    WDTCSR      = 0x60      ; MEMORY MAPPED

.equ    EEER        = 0x20
.equ    EECR        = 0x1f
.equ    GPIOR0      = 0x1e
.equ    EIMSK       = 0x1d
.equ    EIFR        = 0x1c
.equ    PCIFR       = 0x1b
.equ    TIFR5       = 0x1a

.equ    PORTE       = 0x0e
.equ    DDRE        = 0x0d
.equ    PINE        = 0x0c
.equ    PORTD       = 0x0b
.equ    DDRD        = 0x0a
.equ    PIND        = 0x09
.equ    PORTC       = 0x08
.equ    DDRC        = 0x07
.equ    PINC        = 0x06
.equ    PORTB       = 0x05
.equ    DDRB        = 0x04
.equ    PINB        = 0x03
.equ    PORTA       = 0x02
.equ    DDRA        = 0x01
.equ    PINA        = 0x00
```



Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND LOGIC INSTRUCTIONS					
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z, C, N, V, H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z, C, N, V, H	1
ADIW	Rd, K	Add Immediate to Word	$Rdh:Rdl \leftarrow Rdh:Rdl + K$	Z, C, N, V, S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z, C, N, V, H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z, C, N, V, H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z, C, N, V, H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z, C, N, V, H	1
SBIRW	Rd, K	Subtract Immediate from Word	$Rdh:Rdl \leftarrow Rdh:Rdl - K$	Z, C, N, V, S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \cdot Rr$	Z, N, V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \cdot K$	Z, N, V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z, N, V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z, N, V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z, N, V	1
COM	Rd	One's Complement	$Rd \leftarrow \text{NOT } Rd$	Z, C, N, V	1
NEG	Rd	Two's Complement	$Rd \leftarrow \text{NOT } Rd + 1$	Z, C, N, V, H	1
SBR	Rd, K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z, N, V	1
CBR	Rd, K	Clear Bit(s) in Register	$Rd \leftarrow Rd \cdot (\text{NOT } K)$	Z, N, V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z, N, V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z, N, V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \cdot Rd$	Z, N, V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z, N, V	1
SER	Rd	Set Register	$Rd \leftarrow \text{NOT } Rd$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z, C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z, C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z, C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z, C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z, C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z, C	2
BRANCH INSTRUCTIONS					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP	k	Direct Jump	$PC \leftarrow k$	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
CALL	k	Direct Subroutine Call	$PC \leftarrow k$	None	4
RET		Subroutine Return	$PC \leftarrow \text{STACK}$	None	4
RETI		Interrupt Return	$PC \leftarrow \text{STACK}$	I	4
CPSE	Rd, Rr	Compare, Skip if Equal	$\text{if } (Rd = Rr) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1 / 2 / 3
CP	Rd, Rr	Compare	$Rd - Rr$	Z, N, V, C, H	1
CPC	Rd, Rr	Compare with Carry	$Rd - Rr - C$	Z, N, V, C, H	1
CPI	Rd, K	Compare Register with Immediate	$Rd - K$	Z, N, V, C, H	1
SBRSC	Rr, b	Skip if Bit in Register Cleared	$\text{if } (Rr(b)=0) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1 / 2 / 3
SBRSS	Rr, b	Skip if Bit in Register is Set	$\text{if } (Rr(b)=1) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1 / 2 / 3
SBISC	P, b	Skip if Bit in I/O Register Cleared	$\text{if } (P(b)=0) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1 / 2 / 3
SBISS	P, b	Skip if Bit in I/O Register is Set	$\text{if } (P(b)=1) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1 / 2 / 3
BRBS	s, k	Branch if Status Flag Set	$\text{if } (SREG(s) = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRBC	s, k	Branch if Status Flag Cleared	$\text{if } (SREG(s) = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BREQ	k	Branch if Equal	$\text{if } (Z = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRNE	k	Branch if Not Equal	$\text{if } (Z = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRCS	k	Branch if Carry Set	$\text{if } (C = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRCC	k	Branch if Carry Cleared	$\text{if } (C = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRSH	k	Branch if Same or Higher	$\text{if } (C = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRLO	k	Branch if Lower	$\text{if } (C = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRMI	k	Branch if Minus	$\text{if } (N = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRPL	k	Branch if Plus	$\text{if } (N = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRGE	k	Branch if Greater or Equal, Signed	$\text{if } (N \oplus V = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRLT	k	Branch if Less Than Zero, Signed	$\text{if } (N \oplus V = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRHS	k	Branch if Half Carry Flag Set	$\text{if } (H = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRHC	k	Branch if Half Carry Flag Cleared	$\text{if } (H = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRTS	k	Branch if T Flag Set	$\text{if } (T = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRTC	k	Branch if T Flag Cleared	$\text{if } (T = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRVS	k	Branch if Overflow Flag is Set	$\text{if } (V = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2
BRVC	k	Branch if Overflow Flag is Cleared	$\text{if } (V = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1 / 2



Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1 / 2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1 / 2
DATA TRANSFER INSTRUCTIONS					
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1, Rd ← Rr+1, Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	Rd ← (X)	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	Rd ← (X), X ← X + 1	None	2
LD	Rd, -X	Load Indirect and Pre-Dec.	X ← X - 1, Rd ← (X)	None	2
LD	Rd, Y	Load Indirect	Rd ← (Y)	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	Rd ← (Y), Y ← Y + 1	None	2
LD	Rd, -Y	Load Indirect and Pre-Dec.	Y ← Y - 1, Rd ← (Y)	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	Rd ← (Y + q)	None	2
LD	Rd, Z	Load Indirect	Rd ← (Z)	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	Rd ← (Z), Z ← Z + 1	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	Z ← Z - 1, Rd ← (Z)	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	Rd ← (Z + q)	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	(X) ← Rr, X ← X + 1	None	2
ST	-X, Rr	Store Indirect and Pre-Dec.	X ← X - 1, (X) ← Rr	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	(Y) ← Rr, Y ← Y + 1	None	2
ST	-Y, Rr	Store Indirect and Pre-Dec.	Y ← Y - 1, (Y) ← Rr	None	2
STD	Y+q, Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	(Z) ← Rr, Z ← Z + 1	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	Z ← Z - 1, (Z) ← Rr	None	2
STD	Z+q, Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd ← (Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc.	Rd ← (Z), Z ← Z + 1	None	3
SPM		Store Program Memory	(Z) ← R1, R0	None	-
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
BIT AND BIT-TEST INSTRUCTIONS					
SBI	P, b	Set Bit in I/O Register	I/O(P, b) ← 1	None	2
CBI	P, b	Clear Bit in I/O Register	I/O(P, b) ← 0	None	2
LSL	Rd	Logical Shift Left	Rd(n+1) ← Rd(n), Rd(0) ← 0	Z, C, N, V	1
LSR	Rd	Logical Shift Right	Rd(n) ← Rd(n+1), Rd(7) ← 0	Z, C, N, V	1
ROL	Rd	Rotate Left Through Carry	Rd(0) ← C, Rd(n+1) ← Rd(n), C ← Rd(7)	Z, C, N, V	1
ROR	Rd	Rotate Right Through Carry	Rd(7) ← C, Rd(n) ← Rd(n+1), C ← Rd(0)	Z, C, N, V	1
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=0..6	Z, C, N, V	1
SWAP	Rd	Swap Nibbles	Rd(3..0) ← Rd(7..4), Rd(7..4) ← Rd(3..0)	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	SREG(s) ← 0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	T ← Rr(b)	T	1
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None	1
SEC		Set Carry	C ← 1	C	1
CLC		Clear Carry	C ← 0	C	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	I	1
CLI		Global Interrupt Disable	I ← 0	I	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	T	1
CLT		Clear T in SREG	T ← 0	T	1
SEH		Set Half Carry Flag in SREG	H ← 1	H	1

Mnemonics	Operands	Description	Operation	Flags	#Clocks
CLH		Clear Half Carry Flag in SREG	H ← 0	H	1
MCU CONTROL INSTRUCTIONS					
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-Chip Debug Only	None	N/A



BRLO – Branch if Lower (Unsigned)

Description:

Conditional relative branch. Tests the Carry Flag (C) and branches relatively to PC if C is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned binary number represented in Rd was smaller than the unsigned binary number represented in Rr. This instruction branches relatively to PC in either direction ($PC - 83 \leq \text{destination} \leq PC + 64$). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 0,k).

- Operation:**
- (i) If $Rd < Rr$ (C = 1) then $PC \leftarrow PC + k + 1$, else $PC \leftarrow PC + 1$
- Syntax:** BRLO k **Operands:** $-64 \leq k \leq +63$ **Program Counter:** $PC \leftarrow PC + k + 1$; $PC \leftarrow PC + 1$, if condition is false

16-bit Opcode:

1111	000k	0000	0000
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

Example:

```
out r19,r19 ; Clear r19
loop: inc r19 ; Increase r19
...
cpi r19,$10 ; Compare r19 with $10
brlo loop ; Branch if r19 < $10 (unsigned)
nop ; Halt from loop (do nothing)
```

Words: 1 (2 bytes)
Cycles: 1 if condition is false
2 if condition is true

RET – Return from Subroutine

Description:

Returns from subroutine. The return address is loaded from the STACK. The Stack Pointer uses a pre-increment scheme during RET.

- Operation:**
- (i) $PC(15:0) \leftarrow \text{STACKDevices with 16 bits PC, 128K bytes Program memory maximum.}$
(ii) $PC(21:0) \leftarrow \text{STACKDevices with 22 bits PC, 8M bytes Program memory maximum.}$

- Syntax:** RET **Operands:** None **Program Counter:** See Operation **Stack:** $SP \leftarrow SP + 2$, (2bytes,16 bits)
- (ii) RET None See Operation $SP \leftarrow SP + 3$, (3bytes,22 bits)

16-bit Opcode:

1001	0101	0000	1000
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

Example:

```
call routine ; Call subroutine
...
routine: push r14 ; Save r14 on the Stack
...
pop r14 ; Restore r14
ret ; Return from subroutine
```

Words: 1 (2 bytes)
Cycles: 4 devices with 16-bit PC
5 devices with 22-bit PC

LDI – Load Immediate

Description:

Loads an 8 bit constant directly to register 16 to 31.

- Operation:**
- (i) $Rd \leftarrow K$
- Syntax:** LDI Rd,K **Operands:** $16 \leq d \leq 31, 0 \leq K \leq 255$ **Program Counter:** $PC \leftarrow PC + 1$

16-bit Opcode:

1110	KKKK	dddd	KKKK
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

Example:

```
clr r31 ; Clear Z high byte
ldi r30,$F0 ; Set Z low byte to $F0
lpm ; Load constant from Program
; memory pointed to by Z
```

Words: 1 (2 bytes)
Cycles: 1

MOV – Copy Register

Description:

This instruction makes a copy of one register into another. The source register Rr is left unchanged, while the destination register Rd is loaded with a copy of Rr.

- Operation:**
- (i) $Rd \leftarrow Rr$
- Syntax:** MOV Rd,Rr **Operands:** $0 \leq d \leq 31, 0 \leq r \leq 31$ **Program Counter:** $PC \leftarrow PC + 1$

16-bit Opcode:

0010	11rR	0000	rrrr
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

Example:

```
mov r16,r8 ; Copy r8 to r16
call check ; Call subroutine
...
check: cpi r16,$11 ; Compare r16 to $11
...
ret ; Return from subroutine
```

Words: 1 (2 bytes)
Cycles: 1



RJMP – Relative Jump

Description:

Relative jump to an address within $PC - 2K + 1$ and $PC + 2K$ (words). In the assembler, labels are used instead of relative operands. For AVR microcontrollers with Program memory not exceeding 4K words (8K bytes) this instruction can address the entire memory from every address location.

- Operation:**
- (i) $PC \leftarrow PC + k + 1$
- Syntax:** **Operands:** **Program Counter:** **Stack**
- (i) RJMP k $-2K \leq k < 2K$ $PC \leftarrow PC + k + 1$ Unchanged

16-bit Opcode:

1100	kkkk	kkkk	kkkk
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

Example:

```
    cpi    r16,0x42    ; Compare r16 to 0x42
    brne   error       ; Branch if r16 <> 0x42
    rjmp    ok          ; Unconditional branch
error: add    r16,r17    ; Add r17 to r16
    inc    r16          ; Increment r16
ok:      nop           ; Destination for rjmp (do nothing)
```

Words: 1 (2 bytes)

Cycles: 2

SWAP – Swap Nibbles

Description:

Swaps high and low nibbles in a register.

- Operation:**
- (i) $R(7:4) \leftarrow R(3:0), R(3:0) \leftarrow R(7:4)$
- Syntax:** **Operands:** **Program Counter:**
- (i) SWAP Rd $0 \leq d \leq 31$ $PC \leftarrow PC + 1$

16-bit Opcode:

1001	010d	dddd	0010
------	------	------	------

Status Register and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

R (Result) equals Rd after the operation.

Example:

```
    inc    r1          ; Increment r1
    swap   r1          ; Swap high and low nibble of r1
    dec    r1          ; Decrement high nibble of r1
    swap   r1          ; Swap back
```

OUT – Store Register to I/O Location

Description:

Stores data from register Rr in the Register File to I/O Space (Ports, Timers, Configuration Registers etc.).

- Operation:**
- (i) $I/O(A) \leftarrow Rr$
- Syntax:** **Operands:** **Program Counter:**
- (i) OUT A,Rr $0 \leq r \leq 31, 0 \leq A \leq 63$ $PC \leftarrow PC + 1$

16-bit Opcode:

1011	1RAr	rrrr	AAAA
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

Example:

```
    clr    r16          ; Clear r16
    ser    r17          ; Set r17
    out    $18,r16      ; Write ser0s to Port B
    nop           ; Wait (do nothing)
    out    $18,r17      ; Write ones to Port B
```

Words: 1 (2 bytes)

Cycles: 1

STS – Store Direct to Data Space

Description:

Stores one byte from a Register to the data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

A 16-bit address must be supplied. Memory access is limited to the current data segment of 64K bytes. The STS instruction uses the RAMPD Register to access memory above 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPD in register in the I/O area has to be changed.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

- Operation:**
- (i) $(k) \leftarrow Rr$
- Syntax:** **Operands:** **Program Counter:**
- (i) STS k,Rr $0 \leq r \leq 31, 0 \leq k \leq 65535$ $PC \leftarrow PC + 2$

32-bit Opcode:

1001	001d	0001	0000
kkkk	kkkk	kkkk	kkkk

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

Example:

```
    lds    r2,$FF00     ; Load r2 with the contents of data space location $FF00
    add    r2,r1         ; Add r1 to r2
    sts    $FF00,r2      ; Write back
```



ADIW – Add Immediate to Word

Description:

Adds an immediate value (0 - 63) to a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

- Operation:**
(i) $Rd+1:Rd \leftarrow Rd+1:Rd + K$
- Syntax:** **Operands:** **Program Counter:**
(ii) ADIW Rd+1:Rd,K $d \in \{24,26,28,30\}, 0 \leq K \leq 63$ $PC \leftarrow PC + 1$
- 16-bit Opcode:**

1001	0110	xxxx	xxxx
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
—	—	—	00	00	00	00	00

S: $N \oplus V$, For signed tests.

V: $Rdh7 \bullet R15$
Set if two's complement overflow resulted from the operation; cleared otherwise.

N: $R15$
Set if MSB of the result is set; cleared otherwise.

Z: $R15 \bullet R14 \bullet R13 \bullet R12 \bullet R11 \bullet R10 \bullet R9 \bullet R8 \bullet R7 \bullet R6 \bullet R5 \bullet R4 \bullet R3 \bullet R2 \bullet R1 \bullet R0$
Set if the result is \$0000; cleared otherwise.

C: $R15 \bullet Rdh7$
Set if there was carry from the MSB of the result; cleared otherwise.

R (Result) equals Rdh:Rdl after the operation ($Rdh7-Rdh0 = R15-R8$, $Rdl7-Rdl0 = R7-R0$).

Example:
adiw r25,r24,1 ; Add 1 to r25,r24
adiw 2H,EL,63 ; Add 63 to the 2-pointer (r11:r10)

Words: 1 (2 bytes)
Cycles: 2

CLR – Clear Register

Description:

Clears a register. This instruction performs an Exclusive OR between a register and itself. This will clear all bits in the register.

- Operation:**
(i) $Rd \leftarrow Rd \oplus Rd$
- Syntax:** **Operands:** **Program Counter:**
(ii) CLR Rd $0 \leq d \leq 31$ $PC \leftarrow PC + 1$
- 16-bit Opcode:** (see EOR Rd,Rd)

0010	0101	0000	0000
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
—	—	—	0	0	0	1	—

S: 0
Cleared

V: 0
Cleared

N: 0
Cleared

Z: 1
Set

R (Result) equals Rd after the operation.

Example:
clr r18 ; clear r18
loop: inc r18 ; increase r18
...
cpi r18,\$50 ; Compare r18 to 50
brne loop

Words: 1 (2 bytes)
Cycles: 1

MUL – Multiply Unsigned

Description:

This instruction performs 8-bit \times 8-bit \rightarrow 16-bit unsigned multiplication.



The multiplicand Rd and the multiplier Rr are two registers containing unsigned numbers. The 16-bit result is placed in $R1$ (high byte) and $R0$ (low byte). Note that if the multiplicand or the multiplier is selected from $R1$ or $R0$, it will overwrite those after multiplication.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

- Operation:**
(i) $R1:R0 \leftarrow Rd \times Rr$ (unsigned \times unsigned \rightarrow unsigned)
- Syntax:** **Operands:** **Program Counter:**
(ii) MUL Rd,Rr $0 \leq d \leq 31, 0 \leq r \leq 31$ $PC \leftarrow PC + 1$
- 16-bit Opcode:**

1001	1110	0000	1111
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
—	—	—	—	—	—	00	00

C: $R15$
Set if bit 15 of the result is set; cleared otherwise.

Z: $R15 \bullet R14 \bullet R13 \bullet R12 \bullet R11 \bullet R10 \bullet R9 \bullet R8 \bullet R7 \bullet R6 \bullet R5 \bullet R4 \bullet R3 \bullet R2 \bullet R1 \bullet R0$
Set if the result is \$0000; cleared otherwise.

R (Result) equals R1:R0 after the operation.

Example:
mul r5,r4 ; Multiply unsigned r5 and r4
movw r4,r0 ; Copy result back to r4,r5

Words: 1 (2 bytes)
Cycles: 2

ANDI – Logical AND with Immediate

Description:

Performs the logical AND between the contents of register Rd and a constant and places the result in the destination register Rd .

- Operation:**
(i) $Rd \leftarrow Rd \bullet K$
- Syntax:** **Operands:** **Program Counter:**
(ii) ANDI Rd,K $16 \leq d \leq 31, 0 \leq K \leq 255$ $PC \leftarrow PC + 1$
- 16-bit Opcode:**

0111	xxxx	0000	xxxx
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
—	—	—	00	0	00	00	—

S: $N \oplus V$, For signed tests.

V: 0
Cleared

N: $R7$
Set if MSB of the result is set; cleared otherwise.

Z: $R7 \bullet R6 \bullet R5 \bullet R4 \bullet R3 \bullet R2 \bullet R1 \bullet R0$
Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.

Example:
andi r17,\$0F ; Clear upper nibble of r17
andi r18,\$10 ; Isolate bit 4 in r18
andi r19,\$AA ; Clear odd bits of r19

Words: 1 (2 bytes)
Cycles: 1



EOR – Exclusive OR

Description:

Performs the logical EOR between the contents of register Rd and register Rr and places the result in the destination register Rd.

Operation:

$$(i) \quad Rd \leftarrow Rd \oplus Rr$$

Syntax:

(i) EOR Rd,Rr

Operands:

$0 \leq d \leq 31, 0 \leq r \leq 31$

Program Counter:

PC ← PC + 1

16-bit Opcode:

0010	01rd	dddd	rrrr
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	–	00	0	00	00	–

S: $N \oplus V$, For signed tests.

V: 0
Cleared

N: R7
Set if MSB of the result is set; cleared otherwise.

Z: $R7 \oplus R6 \oplus R5 \oplus R4 \oplus R3 \oplus R2 \oplus R1 \oplus R0$
Set if the result is \$00; cleared otherwise.

R (Result) equals Rd after the operation.

Example:

```
eor r4,r4 ; Clear r4
eor r0,r22 ; Bitwise exclusive or between r0 and r22
```

Words: 1 (2 bytes)

Cycles: 1

CP – Compare

Description:

This instruction performs a compare between two registers Rd and Rr. None of the registers are changed. All conditional branches can be used after this instruction.

Operation:

$$(i) \quad Rd - Rr$$

Syntax:

(i) CP Rd,Rr

Operands:

$0 \leq d \leq 31, 0 \leq r \leq 31$

Program Counter:

PC ← PC + 1

16-bit Opcode:

0001	01rd	dddd	rrrr
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	00	00	00	00	00	00

H: $Rd3 \oplus Rr3 \oplus R3 \oplus R3 \oplus Rd3$
Set if there was a borrow from bit 3; cleared otherwise.

S: $N \oplus V$, For signed tests.

V: $Rd7 \oplus Rr7 \oplus R7 \oplus R7 \oplus Rd7 \oplus Rr7 \oplus R7$
Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R7
Set if MSB of the result is set; cleared otherwise.

Z: $R7 \oplus R6 \oplus R5 \oplus R4 \oplus R3 \oplus R2 \oplus R1 \oplus R0$
Set if the result is \$00; cleared otherwise.

C: $Rd7 \oplus Rr7 \oplus R7 \oplus R7 \oplus Rd7$
Set if the absolute value of the contents of Rr is larger than the absolute value of Rd; cleared otherwise.

R (Result) after the operation.

Example:

```
cp r4,r18 ; Compare r4 with r18
brne noteq ; Branch if r4 <> r18
...
noteq: nop ; Branch destination (do nothing)
```

CPI – Compare with Immediate

Description:

This instruction performs a compare between register Rd and a constant. The register is not changed. All conditional branches can be used after this instruction.

Operation:

$$(i) \quad Rd - K$$

Syntax:

(i) CPI Rd,K

Operands:

$16 \leq d \leq 31, 0 \leq K \leq 255$

Program Counter:

PC ← PC + 1

16-bit Opcode:

0011	EEEE	dddd	EEEE
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	00	00	00	00	00	00

H: $Rd3 \oplus K3 \oplus R3 \oplus R3 \oplus Rd3$
Set if there was a borrow from bit 3; cleared otherwise.

S: $N \oplus V$, For signed tests.

V: $Rd7 \oplus K7 \oplus R7 \oplus Rd7 \oplus K7 \oplus R7$
Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R7
Set if MSB of the result is set; cleared otherwise.

Z: $R7 \oplus R6 \oplus R5 \oplus R4 \oplus R3 \oplus R2 \oplus R1 \oplus R0$
Set if the result is \$00; cleared otherwise.

C: $Rd7 \oplus K7 \oplus R7 \oplus R7 \oplus Rd7$
Set if the absolute value of K is larger than the absolute value of Rd; cleared otherwise.

R (Result) after the operation.

Example:

```
cpi r19,3 ; Compare r19 with 3
brne error ; Branch if r19 <> 3
...
error: nop ; Branch destination (do nothing)
```

Words: 1 (2 bytes)

Cycles: 1

ADD – Add without Carry

Description:

Adds two registers without the C Flag and places the result in the destination register Rd.

Operation:

$$(i) \quad Rd \leftarrow Rd + Rr$$

Syntax:

(i) ADD Rd,Rr

Operands:

$0 \leq d \leq 31, 0 \leq r \leq 31$

Program Counter:

PC ← PC + 1

16-bit Opcode:

0000	11rd	dddd	rrrr
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	00	00	00	00	00	00

H: $Rd3 \oplus Rr3 \oplus R3 \oplus R3 \oplus Rd3$
Set if there was a carry from bit 3; cleared otherwise.

S: $N \oplus V$, For signed tests.

V: $Rd7 \oplus Rr7 \oplus R7 \oplus Rd7 \oplus Rr7 \oplus R7$
Set if two's complement overflow resulted from the operation; cleared otherwise.

N: R7
Set if MSB of the result is set; cleared otherwise.

Z: $R7 \oplus R6 \oplus R5 \oplus R4 \oplus R3 \oplus R2 \oplus R1 \oplus R0$
Set if the result is \$00; cleared otherwise.

C: $Rd7 \oplus Rr7 \oplus R7 \oplus R7 \oplus Rd7$
Set if there was carry from the MSB of the result; cleared otherwise.

R (Result) equals Rd after the operation.

Example:

```
add r1,r2 ; Add r2 to r1 (r1=r1+r2)
add r28,r28 ; Add r28 to itself (r28=r28+r28)
```

Words: 1 (2 bytes)

Cycles: 1



CPC – Compare with Carry

Description:

This instruction performs a compare between two registers Rd and Rr and also takes into account the previous carry. None of the registers are changed. All conditional branches can be used after this instruction.

Operation:
(i) $Rd - Rr - C$

Syntax: Operands: Program Counter:
(ii) CPC Rd, Rr $0 \leq d \leq 31, 0 \leq r \leq 31$ $PC \leftarrow PC + 1$

16-bit Opcode:

0000	0110	0000	1111
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
0	0	0	0	0	0	0	0

H: $Rd3 \leftarrow Rd3 + Rr3 + Rr3 + Rd3 + Rd3$
Set if there was a borrow from bit 3; cleared otherwise.

S: $N \oplus V$, For signed tests.

V: $Rd7 \oplus Rr7 \oplus Rd7 \oplus Rr7 \oplus Rd7 \oplus Rr7$
Set if two's complement overflow resulted from the operation; cleared otherwise.

N: $R7$
Set if MSB of the result is set; cleared otherwise.

Z: $R7 \oplus R6 \oplus R5 \oplus R4 \oplus R3 \oplus R2 \oplus R1 \oplus R0 \oplus Z$
Previous value remains unchanged when the result is zero; cleared otherwise.

C: $Rd7 \oplus Rr7 \oplus Rr7 \oplus R7 \oplus R7 \oplus Rd7$
Set if the absolute value of the contents of Rr plus previous carry is larger than the absolute value of Rd otherwise.

R (Result) after the operation:

Example:

```
cp    r16,r1    ; Compare r16 with r1
cpc   r16,r1    ; Compare low byte
cpc   r17,r1    ; Compare high byte
brcc  outeq     ; Branch if not equal
...
outeq: nop      ; Branch destination (do nothing)
```

BRLT – Branch if Less Than (Signed)

Description:

Conditional relative branch. Tests the Signed Flag (S) and branches relatively to PC if S is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the signed binary number represented in Rd was less than the signed binary number represented in Rr . This instruction branches relatively to PC in either direction ($PC - 63 \leq \text{destination} \leq PC + 64$). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 4,k).

Operation:

(i) If $Rd < Rr$ ($N \oplus V = 1$) then $PC \leftarrow PC + k + 1$, else $PC \leftarrow PC + 1$

Syntax:

(ii) BRLT k

Operands:

$-64 \leq k \leq +63$

Program Counter:

$PC \leftarrow PC + k + 1$

$PC \leftarrow PC + 1$, if condition is false

16-bit Opcode:

1111	00kk	kkkk	k100
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
0	0	0	0	0	0	0	0

Example:

```
cp    r16,r1    ; Compare r16 to r1
brlt  less      ; Branch if r16 < r1 (signed)
...
less: nop       ; Branch destination (do nothing)
```

Words: 1 (2 bytes)

Cycles: 1 if condition is false

2 if condition is true

SUBI – Subtract Immediate

Description:

Subtracts a register and a constant and places the result in the destination register Rd . This instruction is working on Register $R16$ to $R31$ and is very well suited for operations on the X, Y and Z-pointers.

Operation:

(i) $Rd \leftarrow Rd - K$

Syntax: Operands: Program Counter:
(ii) SUBI Rd, K $16 \leq d \leq 31, 0 \leq K \leq 255$ $PC \leftarrow PC + 1$

16-bit Opcode:

0101	XXXX	XXXX	XXXX
------	------	------	------

Status Register and Boolean Formula:

I	T	H	S	V	N	Z	C
0	0	0	0	0	0	0	0

H: $Rd3 \leftarrow K3 + K3 + R3 + R3 + Rd3$
Set if there was a borrow from bit 3; cleared otherwise.

S: $N \oplus V$, For signed tests.

V: $Rd7 \oplus K7 \oplus R7 \oplus Rd7 \oplus K7 \oplus R7$
Set if two's complement overflow resulted from the operation; cleared otherwise.

N: $R7$
Set if MSB of the result is set; cleared otherwise.

Z: $R7 \oplus R6 \oplus R5 \oplus R4 \oplus R3 \oplus R2 \oplus R1 \oplus R0 \oplus Z$
Set if the result is 000; cleared otherwise.

C: $Rd7 \oplus K7 \oplus K7 \oplus R7 \oplus R7 \oplus Rd7$
Set if the absolute value of K is larger than the absolute value of Rd ; cleared otherwise.

R (Result) equals Rd after the operation.

Example:

```
subi  r22,r11    ; Subtract r11 from r22
brnc  outeq      ; Branch if r22 >= r11
...
outeq: nop       ; Branch destination (do nothing)
```

Words: 1 (2 bytes)

Cycles: 1

SBCI – Subtract Immediate with Carry

Description:

Subtracts a constant from a register and subtracts with the C Flag and places the result in the destination register Rd .

Operation:

(i) $Rd \leftarrow Rd - K - C$

Syntax:

(ii) SBCI Rd, K

Operands:

$16 \leq d \leq 31, 0 \leq K \leq 255$

Program Counter:

$PC \leftarrow PC + 1$

16-bit Opcode:

0100	XXXX	XXXX	XXXX
------	------	------	------

Status Register and Boolean Formula:

I	T	H	S	V	N	Z	C
0	0	0	0	0	0	0	0

H: $Rd3 \leftarrow K3 + K3 + R3 + R3 + Rd3$
Set if there was a borrow from bit 3; cleared otherwise.

S: $N \oplus V$, For signed tests.

V: $Rd7 \oplus K7 \oplus R7 \oplus Rd7 \oplus K7 \oplus R7$
Set if two's complement overflow resulted from the operation; cleared otherwise.

N: $R7$
Set if MSB of the result is set; cleared otherwise.

Z: $R7 \oplus R6 \oplus R5 \oplus R4 \oplus R3 \oplus R2 \oplus R1 \oplus R0 \oplus Z$
Previous value remains unchanged when the result is zero; cleared otherwise.

C: $Rd7 \oplus K7 \oplus K7 \oplus R7 \oplus R7 \oplus Rd7$
Set if the absolute value of the constant plus previous carry is larger than the absolute value of Rd ; cleared otherwise.

R (Result) equals Rd after the operation.

Example:

```
subi  r16,r23    ; Subtract 04F23 from r17:r16
sbci  r16,r23    ; Subtract low byte
sbci  r17,r23    ; Subtract with carry high byte
```

Words: 1 (2 bytes)

Cycles: 1