
u_chain
u_dc
clk
in_data[23:0]
in_valid
rst
acc_q0_i
I0[35:0]
I1[35:0]
O[35:0]
RTL_ADD
acc_q_reg[35:0]
RST
C
CE
D
Q
RTL_REG_SYNC
est_i
S
I0[35:0]
V="4'b1010"
I1[3:0]
O[35:0]
RTL_ARSHIFT
diff_i
RTL_SUB
out_data_d1_i
V="X"FFF80000000"
I1[35:0]
O
RTL_LT
out_data_d_i
V="X"80000000"
S="default"
I1[23:0]
O[23:0]
RTL_MUX
out_data_d1_i__0
V="X"00007FFFFF"
RTL_GT
out_data_d_i__0
V="X"7FFFFF"
out_data_i
out_data_i__0
out_data_reg[23:0]
RTL_REG
out_data[23:0]
out_valid_reg
out_valid
dc_block
audio_chain