
clk
raddr2[4:0]
raddr1[4:0]
we
wdata[31:0]
waddr[4:0]
RTL_NEQ
I0[4:0]
I1[4:0]
!=
O
RTL_NEQ
RTL_AND
I0
I1
O
RTL_AND
rf_mem_reg
WCLK
WE1
RA2[4:0]
RA3[4:0]
WA1[4:0]
WD1[31:0]
RO2[31:0]
RO3[31:0]
RTL_RAM
rdata1_i
S=5'b00000
I0[31:0]
S=default
I1[31:0]
O[31:0]
S[4:0]
RTL_MUX
rdata1[31:0]
rdata2_i
S=5'b00000
I0[31:0]
S=default
I1[31:0]
O[31:0]
S[4:0]
RTL_MUX
rdata2[31:0]