

dbus_size[1:0]
dbus_addr[31:0]
dbus_addr[4:2]_IBUF_inst
IBUF
io_ok0_i
RTL_LT
io_ok0_i__0
RTL_LT
io_ok0_i__1
RTL_LT
io_ok_i
RTL_MUX
d_io_i
RTL_EQ
d_rom_i
RTL_EQ
dbus_fault4_i__0
RTL_AND
dbus_fault4_i__1
RTL_EQ
dbus_fault3_i__0
RTL_AND
dbus_fault3_i__1
RTL_EQ
dbus_fault2_i__0
RTL_AND
per_sel_i
RTL_ROM
per_req1_i
RTL_AND
per_req_i
RTL_MUX
per_req[4:0]
per_idx[2:0]_OBUF_inst
OBUF
per_idx[2:0]
dbus_we
dbus_fault4_i
RTL_INV
d_ram_i
RTL_EQ
dsel_q1_i
RTL_MUX
dsel_q0_i
RTL_MUX
dbus_fault3_i
RTL_AND
dbus_fault2_i
RTL_OR
dbus_fault1_i
RTL_OR
dbus_fault0_i
RTL_INV
dbus_fault
rom_b_en1_i
RTL_INV
rom_b_en0_i
RTL_AND
rom_b_en_i
RTL_AND
rom_b_en
ram_b_en_i
RTL_AND
ram_b_en
ram_b_rdata[31:0]
per_rdata[31:0]
dbus_req
dbus_rdata0_i
RTL_MUX
dbus_rdata_i
RTL_MUX
dbus_rdata[31:0]
dsel_q_i__0
RTL_MUX
dsel_q_reg[1:0]
RTL_REG
rom_b_rdata[31:0]
clk
rst
dsel_q_i
RTL_MUX
isel_ram_q_reg
RTL_REG_SYNC
ram_a_en_i
RTL_AND
ram_a_en
ibus_req
ram_a_rdata[31:0]
rom_a_rdata[31:0]
ibus_addr[31:0]
ibus_rdata_i
RTL_MUX
ibus_rdata[31:0]
i_rom_i
RTL_EQ
i_ram_i
RTL_EQ
rom_a_en_i
RTL_AND
rom_a_en
ibus_fault2_i
RTL_OR
ibus_fault1_i
RTL_INV
ibus_fault1_i__0
RTL_NEQ
ibus_fault0_i
RTL_OR
ibus_fault