

clk
rx_pin
rst
wdata[7:0]
idx[2:0]
req
we
u_sync
sync2
u_rx
uart_rx
data[7:0]
frame_err
valid
rx_valid_d_i
RTL_MUX
rx_valid_q_reg
RTL_REG_SYNC
ferr_d_i
rx_data_q_reg[7:0]
overrun_d1_i
RTL_INV
overrun_d0_i
RTL_AND
overrun_d_i
overrun_q_reg
overrun_q0_i
ferr_q_reg
ferr_q0_i
idx_i
RTL_MUX
rx_valid_d0_i
overrun_q0_i__0
start1_i__0
start1_i
start0_i
rdata_d_i
rdata_q_reg[31:0]
rdata[31:0]
rdata_d_i__0
rdata_q_i
u_tx
uart_tx
busy
tx
tx_pin
rd_i
wr_i