

RISC \rightarrow instruction length 4 byte, 32 bit

load/store \rightarrow $\text{ADD } R1, \cancel{[R3]}$
 $\quad \quad \quad \text{LD } R4, [R3]$
 $\quad \quad \quad \text{ADD } R2, R1, R4$

