



MUX



00  
01  
10  
11


ADD = 0  
RW = 0  
RW = 1




1 byte

0  
1  
2  
3  
:  
:

ALU





ADD but - 93 ✗  
branch ✗

1 byte  $\Rightarrow$  2 byte  $\Rightarrow$  16 bit  $\rightarrow$  4 bit 4 bit 4 bit 4 bit  
 X op code Data 1 Data 1

... 0000 0011 0100  
 compiler 0034

Assembler

ADD 3, 4  $\rightarrow$  0034  
 mul 5, 10

ADD  $R_1, R_2, \#20$   
 imm

$R_1 \leftarrow R_2 + \#20$

ADD  $R_1, R_2, R_3$

$R_1 \leftarrow R_2 + R_3$

J (test)

Cache

/RAM

512

CPU

128

mem

HDD

SSD

CPU

Cache


RAM

SSD

$c = 2 + 3$   
 $c = 4$

Register

Register file




32  
64

$3^2 = 9$   
64

6

ADD: R1, R2, R3  
 ADDI R4, R5, Imm  
 J Label  
 Bne R10, label  
 PC

LD R1, R0(32)  
 $R_1 \leftarrow Mem[R_0 + 32]$   
 SD R1, R0(32)  
 $R_1 \rightarrow Mem[R_0 + 32]$



$$\begin{array}{l}
 R_4 \leftarrow 1 \\
 R_3 \leftarrow 1 \\
 R_2 \leftarrow 8 \\
 R_1 \leftarrow 2
 \end{array}
 \left. \vphantom{\begin{array}{l} R_4 \leftarrow 1 \\ R_3 \leftarrow 1 \\ R_2 \leftarrow 8 \\ R_1 \leftarrow 2 \end{array}} \right\}
 \begin{array}{l}
 R_4 \leftarrow 2 \\
 R_3 \leftarrow 3 \\
 R_2 \leftarrow 96 \\
 \overline{R_1 \leftarrow 8}
 \end{array}
 \left. \vphantom{\begin{array}{l} R_4 \leftarrow 2 \\ R_3 \leftarrow 3 \\ R_2 \leftarrow 96 \\ \overline{R_1 \leftarrow 8} \end{array}} \right\}
 \begin{array}{l}
 R_4 \leftarrow 3 \\
 R_3 \leftarrow 6 \\
 R_2 \leftarrow 24 \\
 R_1 \leftarrow 7
 \end{array}$$

$$\begin{array}{c}
 | \\
 | \\
 k_1 = 8
 \end{array}$$