# COL215 DIGITAL LOGIC AND SYSTEM DESIGN

Signed Numbers,
Fast addition
06 September 2017

#### Representing signed integers

<b>C</b> :	\ A	• .
Sign	Magn	ITLIME
Sign I	viagii	ituac

$$000 = +0$$

$$001 = +1$$

$$010 = +2$$

$$011 = +3$$

Sign leftmost bit

Balance Yes

Zeroes Not unique

1's Complement

$$000 = +0$$

$$001 = +1$$

$$010 = +2$$

$$011 = +3$$

leftmost bit

Yes

Not unique

2's Complement

$$000 = +0$$

$$001 = +1$$

$$010 = +2$$

$$011 = +3$$

$$100 = -4$$

leftmost bit

No

Unique

#### 16 bit signed integers

```
0000\ 0000\ 0000\ 0000_2 = 0_{10}
0000\ 0000\ 0000\ 0001_2 = +1_{10}
0000\ 0000\ 0000\ 0010_2 = +2_{10}
                              _ maxint = 32,767
0111\ 1111\ 1111\ 1110_{2} = + (2^{15}-2)_{10}
0111\ 1111\ 1111\ 1111_2 = + (2^{15}-1)_{10}
1000\ 0000\ 0000\ 0000_2 = -(2^{15})_{10}
1000\ 0000\ 0000\ 0001_2 = -(2^{15}-1)_{10}
1000 0000 0000 0010<sub>2</sub> = -(2^{15}-2)_{10}
minint = -32,768
1111 1111 1111 1101<sub>2</sub> = -3_{10}
1111 1111 1111 1110<sub>2</sub> = -2_{10}
1111 1111 1111 1111<sub>2</sub> = -1_{10}
```

#### 32 bit signed integers

```
0000 0000 0000 0000 0000 0000 0001<sub>2</sub> = +1_{10}
0000 0000 0000 0000 0000 0000 0010_2 = + 2_{10}
...... maxint = 2,147,483,647
0111 1111 1111 1111 1111 1111 1110<sub>2</sub> = + (2^{31}-2)_{10}
1000 0000 0000 0000 0000 0000 0000<sub>2</sub> = -(2^{31})_{10}
1000 0000 0000 0000 0000 0000 0001<sub>2</sub> = -(2^{31}-1)_{10}
1000 0000 0000 0000 0000 0000 0000 0010_2 = -(2^{31}-2)_{10}

minint = -2,147,483,648
1111 1111 1111 1111 1111 1111 1110 _2 = -2_{10}
```

 $0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000_2 = 0_{10}$ 

#### Add/Subtract signed integers

 2's complement representation makes it easy add/subtract ignoring sign!

Why?

Representation of -X is nothing but 2<sup>n</sup> - X



#### Two's complement representation

• Represent "- 3"

```
10000 [2<sup>4</sup>] alternatively 1100 [invert 3]
- 0011 [3] + 0001 [1]
1101 [-3] 1101 [-3]
```

- Negating a two's complement number (+ve or -ve): invert all bits and add 1
- Subtraction using addition: X-Y = X+Y'+1

### Converting n bit numbers into numbers with more than n bits

Required when operands are of mixed size

For example, adding a signed half word to a


signed full word

 copy the most significant bit (the sign bit) into the other bits


 $0010 \Rightarrow 0000 \ 0010$ 

 $1010 \Rightarrow 1111 \ 1010$ 


#### Overflow in unsigned s = a + b



#### Overflow in unsigned s = a + b' + 1



### Overflow in signed s = a + b



### Overflow in signed s = a + b' + 1

#### overflow 3 (-4) (-3)(-2)(-1) $c_{n} = 1$ (-4) (-3) (-2) (-1) (0) $c_{n-1} = 0$ $a < 0, b \ge 01$ 3 -4 -3 -2 | -1 0 1 $s \ge 0$ (-4) (-3) (-2) (-1) (0)(1)(2)2 1 overflow (-2) (-1) (0)3 2 (-1)(0)(1) $c_n = 0$ 1 2 $c_{n-1} = 1$ (3) 2 $a \ge 0, b < 0$ (3) | -4 (


general:  $C_n \neq C_{n-1}$ , sign(a)  $\neq$  sign(b) = sign(s)


-4 -3 -2 -1 0 1 2 3

s < 0

#### Adder circuit

n bit adder =
array of n full adders







### One bit adder implementation

$a_i b_i c_i c$	C <sub>i+1</sub> S <sub>i</sub>	
0 0 0	0 0	$s_i = a_i \oplus b_i \oplus c_i$
0 0 1 0		$c_{i+1} = a_i b_i + a_i c_i + b_i c_i$
0 1 0 0	0 1	
0 1 1 1	1 0	
1 0 0 0	0 1	
1 0 1 1	1 0	
1 1 0 1	1 0	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1	

## Combining addition and subtraction

Use a multiplexer circuit and initial carry





#### Boolean expressions for adder

$$s_i = a_i' b_i' c_i + a_i' b_i c_i' + a_i b_i' c_i' + a_i b_i c_i$$

$$= a_i \oplus b_i \oplus c_i$$
alternatively,
$$s_i = (a_i' b_i' + a_i b_i) c_i + (a_i b_i' + a_i' b_i) c_i'$$

$$= t_i' c_i + t_i c_i' \text{ where } t_i = a_i b_i' + a_i' b_i$$

$$= (a_i \oplus b_i) \oplus c_i$$

$$c_{i+1} = a_i b_i + a_i c_i + b_i c_i = a_i b_i + (a_i + b_i) c_i$$

#### Performance considerations

- Delay along a path depends on
  - the number of gates in the path
- Delay of an individual gate depends on
  - the number of inputs to the gate
- Path(s) with maximum delay is(are) called "critical path(s)"
- Current design: simple and slow
  - clever changes can improve performance

## Speed of ripple carry adder (carry propagate adder)

 Ripple is caused because c<sub>i+1</sub> is generated from c<sub>i</sub>

$$c_{i+1} = b_i c_i + a_i c_i + a_i b_i$$

$$c_1 = b_0 c_0 + a_0 c_0 + a_0 b_0$$
  
 $c_2 = b_1 c_1 + a_1 c_1 + a_1 b_1$   
 $c_3 = b_2 c_2 + a_2 c_2 + a_2 b_2$   
 $c_4 = b_3 c_3 + a_3 c_3 + a_3 b_3$ 

• Can  $c_{i+1}$  be generated directly from  $a_0$ ..  $a_i$ ,  $b_0$ ..  $b_i$ , and  $c_0$ ?

#### $c_{i+1}$ in terms of $a_0$ ... $a_i$ , $b_0$ ... $b_i$ , and $c_0$ $c_1 = b_0 c_0 + a_0 c_0 + a_0 b_0$ $c_2 = b_1 c_1 + a_1 c_1 + a_1 b_1 =$ $b_0b_1c_0+a_0b_1c_0+a_0b_0b_1+a_1b_0c_0+a_0a_1c_0+a_0a_1b_0+a_1b_1$ $c_3 = b_2 c_2 + a_2 c_2 + a_2 b_2 =$ $a_1b_1b_2 + a_2b_0b_1c_0 + a_0a_2b_1c_0 + a_0a_2b_0b_1 + a_1a_2b_0c_0 + a_0a_1a_2c_0 +$ $a_0a_1a_2b_0+a_1a_2b_1+a_2b_2$ $c_4 = b_3 c_3 + a_3 c_3 + a_3 b_3 = \dots$ Fanin and Fanout c<sub>32</sub> will have 4 billion terms!!

means that a single wire is connected to multiple

Effect of large fanin and fanout ??

#### Carry-lookahead adder

- An approach in-between our two extremes
- Idea:
  - If we didn't know the value of carry-in, what could we do?
  - When would we always generate a carry?

$$g_i = a_i b_i$$

– When would we propagate the carry?

$$p_i = a_i + b_i$$

#### Carry-lookahead adder

#### Express carries using p's and g's

$$c_{1} = p_{0} c_{0} + g_{0}$$

$$c_{2} = p_{1} c_{1} + g_{1} = p_{1} p_{0} c_{0} + p_{1} g_{0} + g_{1}$$


$$c_{3} = p_{2} c_{2} + g_{2} = p_{2} p_{1} p_{0} c_{0} + p_{2} p_{1} g_{0} + p_{2} g_{1} + g_{2}$$

$$c_{4} = p_{3} c_{3} + g_{3} =$$


$$p_{3} p_{2} p_{1} p_{0} c_{0} + p_{3} p_{2} p_{1} g_{0} + p_{3} p_{2} g_{1} + p_{3} g_{2} + g_{3}$$

Feasible! To what extent?

#### 4 bit CLA adder




#### 4 bit CLA adder abstraction




## 16 bit addition with 4 bit CLAs

partial rippling of carry



## 2 levels of look ahead

no rippling of carry



#### Group propagate & generate

$$c_{1} = p_{0} c_{0} + g_{0}$$

$$c_{2} = p_{1} c_{1} + g_{1} = p_{1} p_{0} c_{0} + p_{1} g_{0} + g_{1}$$

$$c_{3} = p_{2} c_{2} + g_{2} = p_{2} p_{1} p_{0} c_{0} + p_{2} p_{1} g_{0} + p_{2} g_{1} + g_{2}$$

$$c_{4} = p_{3} c_{3} + g_{3} =$$

$$p_{3} p_{2} p_{1} p_{0} c_{0} + p_{3} p_{2} p_{1} g_{0} + p_{3} p_{2} g_{1} + p_{3} g_{2} + g_{3}$$

$$P_{0} = p_{3} p_{2} p_{1} p_{0}$$

$$G_{0} = p_{3} p_{2} p_{1} g_{0} + p_{3} p_{2} g_{1} + p_{3} g_{2} + g_{3}$$

$$c_{4} = P_{0} c_{0} + G_{0}$$

#### Group propagate & generate

$$P_{i} = p_{i+3} p_{i+2} p_{i+1} p_{i}$$

$$G_{i} = p_{i+3} p_{i+2} p_{i+1} g_{i} + p_{i+3} p_{i+2} g_{i+1} + p_{i+3} g_{i+2} + g_{i+3}$$

$$c_{4} = P_{0} c_{0} + G_{0}$$

$$c_{8} = P_{4} P_{0} c_{0} + P_{4} G_{0} + G_{4}$$

$$c_{12} = P_{8} P_{4} P_{0} c_{0} + P_{8} P_{4} G_{0} + P_{8} G_{4} + G_{8}$$

$$c_{16} = P_{12} P_{8} P_{4} P_{0} c_{0} + P_{12} P_{8} P_{4} G_{0} + P_{12} P_{8} G_{4} + P_{12}$$

$$G_{8} + G_{12}$$

