# SET A

Left neighbour	Your Name	Your Entry No.	Right neighbour

### COL215 Digital Logic and System Design Quiz 2 20.09.2017

**Q 1.** Show all the steps of binary unsigned division of 11011010 by 00001011 using the method in which dividend and quotient shift together and the divisor does not shift. **Solution:** 

Dividend bits are shown in black, quotient bits are shown in red, vertical bar separates the two.

Dividend bits	are shown in black, quotient bits ar	re shown in red, vertical bar separates the two
STEP 0:	Put dividend in 16 bit register	0000 0000 1101 1010
STEP 1:	Shift dividend left	$0\ 0\ 0\ 0\ 0\ 0\ 1\ 1\ 0\ 1\ 1\ 0\ 1\ 0 0$
	Compare and subtract divisor	- <u>0 0 0 0 1 0 1 1</u>
	_	$0\ 0\ 0\ 0\ 0\ 0\ 1\ 1\ 0\ 1\ 1\ 0\ 1\ 0 0$
	Put quotient bit 0 in register	$0\ 0\ 0\ 0\ 0\ 0\ 1\ 1\ 0\ 1\ 0\ 0$
STEP 2:	Shift dividend quotient left	0 0 0 0 0 0 1 1 0 1 1 0 1 0 0 0
	Compare and subtract divisor	- <u>0 0 0 0 1 0 1 1</u>
		0000 0011 0110 1000
	Put quotient bit 0 in register	0 0 0 0 0 0 1 1 0 1 1 0 1 0 0
STEP 3:	Shift dividend quotient left	$0\ 0\ 0\ 0\ 0\ 1\ 1\ 0\ 1\ 1\ 0\ 1\ 0 0\ 0$
	Compare and subtract divisor	- <u>0 0 0 0 1 0 1 1</u>
		$0\ 0\ 0\ 0\ 0\ 1\ 1\ 0\ 1\ 1\ 0\ 1\ 0 0\ 0\ 0$
	Put quotient bit 0 in register	$0\ 0\ 0\ 0\ 0\ 1\ 1\ 0\ 1\ 1\ 0\ 1\ 0\ 0$
STEP 4:	Shift dividend quotient left	0000 1101 1010   0000
	Compare and subtract divisor	- 0 0 0 0 1 0 1 1
	•	$\overline{0\ 0\ 0\ 0\ 0\ 0\ 1\ 0}$
	Put quotient bit 1 in register	0000 0010 1010 0001
STEP 5:	Shift dividend quotient left	0 0 0 0 0 1 0 1 0 1 0 0 0 0 1 0
	Compare and subtract divisor	- <u>0 0 0 0 1 0 1 1</u>
	1	000000101 010 0 0010
	Put quotient bit 0 in register	0000 0101 0100 0010
STEP 6:	Shift dividend quotient left	0 0 0 0 1 0 1 0 1 0 0 0 0 1 0 0
	Compare and subtract divisor	- 0 0 0 0 1 0 1 1
	1	00001010 10 00 0100
	Put quotient bit 0 in register	0000 1010 1000 0100
STEP 7:	Shift dividend quotient left	$0\ 0\ 0\ 1\ 0\ 1\ 0\ 1\ 0 0\ 0\ 0\ 1\ 0\ 0$
2121 7.	Compare and subtract divisor	- <u>0 0 0 0 1 0 1 1</u>
	rus and an and an and an and an an and an	000010100001000
	Put quotient bit 1 in register	0 0 0 0 1 0 1 0 0 0 0 0 1 0 0 1
STEP 8:	Shift dividend quotient left	0001 0100   0001 0010
	Compare and subtract divisor	-0000 1011
	compare and sacrate artison	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	Put quotient bit 1 in register	0000 1001 0001 0011
		DER = $0000\ 1001\ \text{QUOTIENT} = 0001\ 0011$
N 1 1 2	1 0 1 1 1 1	1 :0:1

Marking: 3 marks for correct answer, deduct 1 mark if there are minor mistakes.

**Q 2.** While describing a circuit in VHDL, how would you **ensure** that (a) there are no combinational circuit loops and (b) there are no inferred latches? Give your answer with illustrations.

### **Solution:**

(a) An assignment statement creates paths from the signals that appear in the expression on the right hand side or the conditions under which this assignment is executed. The assignment statements in a process, individually or collectively, may form cyclic paths representing combinational circuit loops. We need to avoid formation of such paths.

For example, the following statements individually imply combinational circuit loops.

```
x \le (C \text{ and } D) \text{ or (not } C \text{ and } x);
if x = y \text{ then } x \le z; else x \le \text{not } w; end if;
```

The following statements together form a combinational circuit loop involving signals x, y and v.

```
x <= y and not z;
y <= u xor v;
v <= a or not x;</pre>
```

(b) If a signal is assigned a value in a process, then it needs to be ensured that it is assigned some value under all conditions. If this is not ensured, the synthesizer infers a latch to hold the present value of the signal under the conditions when it is not assigned any value.

For example, in the following if-statement, there is no else clause. Therefore, if there is no other statement in the process that assigns a value to x when u = y is false, the value of x needs to be held under that condition. Therefore, the synthesizer will infer a latch for x.

```
if u = y then x \le z; end if;
```

A similar situation arises using case statement when clauses of this statement leave some condition uncovered and there is no *otherwise* clause. For example, see the following statement.

```
case s is

when "00" => x <= a;

when "01" => x <= b;

when "10" => x <= c;

end case;
```

Another situation that leads to inference of latch (es) is omission of certain signals from the sensitivity list of the process. If some signal(s) that appear in right hand side expressions or conditions in the process are omitted from the sensitivity list, latches are inferred. An example is given below.

```
process (a, b)
begin
d <= a + b + c;
end;
```

Here c should have been included in the sensitivity list to avoid inference of a latch.

Marking: 1 mark for each part, consisting of  $\frac{1}{2}$  mark for explanation and  $\frac{1}{2}$  mark for examples.

# SET B

Left neighbor	Your Name	Your Entry No.	Right neighbour

COL215 Digital Logic and System Design Quiz 2 20.09.2017

**Q 1.** Show all the steps of binary unsigned division of 11001110 by 00001101 using the method in which dividend and quotient shift together and the divisor does not shift. **Solution:** 

Dividend bits are shown in black, quotient bits are shown in red, vertical bar separates the two.

	· · · · · · · · · · · · · · · · · · ·	are snown in red, vertical bar separates the t
STEP 0:	Put dividend in 16 bit register	$0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 1\ 1\ 0\ 0\ 1\ 1\ 1\ 0$
STEP 1:	Shift dividend left	0 0 0 0 0 0 0 1 1 0 0 1 1 1 0 0
	Compare and subtract divisor	-0000 1101
	1	$\overline{0\ 0\ 0\ 0\ 0\ 0\ 0\ 1}$ 1001 110 0
	Put quotient bit 0 in register	0 0 0 0 0 0 0 1 1 0 0 1 1 1 0 0
	The quotient of on Togister	
STEP 2:	Shift dividend quotient left	$0\ 0\ 0\ 0\ 0\ 1\ 1\ 0\ 0\ 1\ 1\ 1\ 0 0\ 0$
SILI 2.		
	Compare and subtract divisor	- <u>0 0 0 0 1 1 0 1</u>
	<b>5</b>	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	Put quotient bit 0 in register	0000 0011 0011 1000
STEP 3:	Shift dividend quotient left	0000 0110 0111 0000
STEI 3.	Compare and subtract divisor	- 0 0 0 0 1 1 0 1
	Compare and subtract divisor	·
	D	0 0 0 0 0 1 1 0 0 1 1 1 0 0 0 0
	Put quotient bit 0 in register	0000 0110 0111 0000
STEP 4:	Shift dividend quotient left	0000 1100 1110 0000
SILI II	Compare and subtract divisor	- 0 0 0 0 1 1 0 1
	Compare and subtract divisor	$\frac{00001101}{00001100}$ 1110 0000
	D-4 ti ti ti	· · · · · · · · · · · · · · · · · · ·
	Put quotient bit 0 in register	0000 1100 1110 0000
STEP 5:	Shift dividend quotient left	0 0 0 1 1 0 0 1 1 1 0 0 0 0 0
2121 0.	Compare and subtract divisor	- 0 0 0 0 1 1 0 1
	Compare and subtract divisor	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
	Dut quotiont hit 1 in register	0 0 0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0
	Put quotient bit 1 in register	0000 1100 1100 0001
STEP 6:	Shift dividend quotient left	0001 1001 10 <mark>00 001</mark> 0
	Compare and subtract divisor	- 0 0 0 0 1 1 0 1
	compare and success arriser	00001100
	Put quotient bit 1 in register	0000 1100 1000 0011
	rut quotient oft I in register	0000 1100 1000 0011
STEP 7:	Shift dividend quotient left	0001 1001 0 000 0110
2121 /.	Compare and subtract divisor	- 0 0 0 0 1 1 0 1
	Compare and suchaet artiser	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
	Dut quotient hit 1 in register	0000 1100 0000 0110
	Put quotient bit 1 in register	
STEP 8:	Shift dividend quotient left	0001 1000 0000 1110
0121 0.	Compare and subtract divisor	- <u>0 0 0 0 1 1 0 1</u>
	compare and suchaet arribor	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	Put quotient bit 1 in register	0000 1011 0000 1110
	i at quotient of I in register	

**Q 2.** While describing a sequential circuit using a process in VHDL, how would you **ensure** that it is fully synchronous except for initialization? Give your answer with illustrations.

### **Solution:**

In a fully synchronous process, all assignments are made inside one or more if- statements that check for a clock edge. For example,

```
if (clock'event and clock = '1') then
  x <= expression1;
  y <= expression2;
end if;</pre>
```

Inside then-clause, other if-statements or case-statements may be nested in any manner.

Any assignments for asynchronous initialization of signals may be done before checking for clock edge, as shown below. Note that the level of reset signal is checked here, not the edge.

```
if reset = '1' then
  x <= init_x;
  y <= init_y;
elsif (clock'event and clock = '1') then
  x <= expression1;
  y <= expression2;
end if;</pre>
```

The sensitivity list of the process should consist of the clock signal and the signal(s) causing initialization. In the above example, this will be done as shown below.

```
process (clock, reset)
begin
...
end;
```

Marking: 1 mark for sensitivity list and 1 mark for checking clock edge and initialization signal levels. Each of these marks is divided into ½ mark for explanation and ½ mark for example(s).