



- Saturating up/down counter
- Arbiter example
- FSMs in VHDL
- Moore and Mealy models

Saturating up-down counter

Design a synchronous up-down counter with the following specifications

- It has one input w and one 3-bit output Z
- Output Z is the count
- Input w decides whether count goes up (w = 1) or down (w = 0)
- The count saturates at 0 while counting down and at 5 while counting up.
- Initially, the count is 0

State transition diagram

$$w = 0$$
 $w = 0$
 $w = 0$
 S_0
 $w = 1$
 S_1
 $w = 0$
 S_2
 $w = 1$
 S_3
 $w = 0$
 S_4
 $w = 1$
 S_5
 $w = 1$

State transition table

Present	Next state		Output z
state	w = 0	w = 1	
S_0	S ₀	S ₁	000
S_1	S_0	S ₂	001
S ₂	S ₁	S ₃	010
S_3	S ₂	S ₄	011
S ₄	S ₃	S ₅	100
S ₅	S ₄	S ₅	101

State transition table

state encoding is trivial here

Present	Next state		Output z
state	w = 0	w = 1	
000	000	001	000
001	000	010	001
010	001	011	010
011	010	100	011
100	011	101	100
101	100	101	101

present state =
$$y_2 y_1 y_0$$

next state = $Y_2 Y_1 Y_0$

output =
$$z_2 z_1 z_0$$

= $y_2 y_1 y_0$

Implementation using D FFs

$y_2 y_1 y_0$	Y ₂	
	w'	W
000	0	0
001	0	0
010	0	0
011	0	1
100	0	1
101	1	1

	$y_2 y_1 y_0$	Y ₁	
		w'	W
	000	0	0
	001	0	1
	010	0	1
	011	1	0
	100	1	0
	101	0	0
T		11 11	THE Y

$y_2 y_1 y_0$	Y ₀	
	w'	W
000	0	1
001	0	0
010	1	1
011	0	0
100	1	1
101	0	1

$$Y_{2} = y_{2} y_{1}' y_{0} + w y_{2} y_{1}' + w y_{2}' y_{1} y_{0}$$

$$Y_{1} = w' y_{2} y_{1}' y_{0}' + w' y_{2}' y_{1} y_{0} + w y_{2}' y_{1} y_{0}' + w y_{2}' y_{1}' y_{0}$$

$$Y_{0} = y_{2} y_{1}' y_{0}' + y_{2}' y_{1} y_{0}' + w y_{2} y_{1}' + w y_{2}' y_{0}'$$

Implementation using T FFs

$y_2 y_1 y_0$	T ₂	
	w'	W
000	0	0
001	0	0
010	0	0
011	0	1
100	1	0
101	0	0

w'	
	W
0	0
0	1
1	0
0	1
1	0
0	0
	0 1 0 1

$y_2 y_1 y_0$	T ₀	
	w	W
000	0	1
001	1	1
010	1	1
011	1	1
100	1	1
101	1	0

$$T_{2} = W'y_{2}y_{1}'y_{0}' + Wy_{2}'y_{1}y_{0}$$

$$T_{1} = W'y_{2}y_{1}'y_{0}' + W'y_{2}'y_{1}y_{0}' + Wy_{2}'y_{0}$$

$$T_{0} = y_{2}'y_{0} + y_{2}'y_{1} + W'y_{2}y_{1}' + Wy_{1}'y_{0}'$$

Implementation using JK FFs

$y_2 y_1 y_0$	J_2K_2	
	w'	W
000	0 -	0 -
001	0 -	0 -
010	0 -	0 -
011	0 -	1 -
100	- 1	- 0
101	- 0	- 0

$y_2 y_1 y_0$	J_1K_1	
	w'	W
000	0 -	0 -
001	0 -	1 -
010	- 1	- 0
011	- 0	- 1
100	1 -	0 -
101	0 -	0 -

$y_2 y_1 y_0$	J_0K_0	
	w	W
000	0 -	1 -
001	- 1	- 1
010	1 -	1 -
011	- 1	- 1
100	1 -	1 -
101	- 1	- 0

$$J_{2} = w y_{2}' y_{1} y_{0} K_{2} = w' y_{1}' y_{0}'$$

$$J_{1} = w' y_{2} y_{1}' y_{0}' + w y_{2}' y_{0} K_{1} = w' y_{2}' y_{0}' + w y_{2}' y_{0}$$

$$J_{0} = w y_{2}' + y_{2} y_{1}' + y_{2}' y_{1} K_{0} = y_{2}' + w' y_{1}'$$

$$K_{2} = W'y_{1}'y_{0}'$$
 $K_{1} = W'y_{2}'y_{0}' + Wy_{2}'y_{0}$
 $K_{0} = y_{2}' + W'y_{1}'$

D FF implementation with don't cares

	Y ₂	
$y_2 y_1 y_0$	w'	W
000	0	0
001	0	0
010	0	0
011	0	1
100	0	1
101	1	1
110	ı	-
111	1	-

	Y ₁	
$y_2 y_1 y_0$	w'	W
000	0	0
001	0	1
010	0	1
011	1	0
100	1	0
101	0	0
110	•	1
111	-	-

		Y_0
$y_2 y_1 y_0$	w'	W
000	0	1
001	0	0
010	1	1
011	0	0
100	1	1
101	0	1
110	•	-
111	-	-

$$Y_{2} = y_{2} y_{0} + w y_{2} + w y_{1} y_{0}$$

$$Y_{1} = w' y_{2} y_{0}' + w' y_{1} y_{0} + w y_{1} y_{0}' + w y_{2}' y_{1}' y_{0}$$

$$Y_{0} = y_{2} y_{0}' + y_{1} y_{0}' + w y_{2} + w y_{0}'$$

T FF implementation with don't cares

	T ₂	
$y_2 y_1 y_0$	w'	W
000	0	0
001	0	0
010	0	0
011	0	1
100	1	0
101	0	0
110	-	-
111	ı	1

	T_1	
$y_2 y_1 y_0$	w'	W
000	0	0
001	0	1
010	1	0
011	0	1
100	1	0
101	0	0
110	-	-
111	-	-

		T_0
$y_2 y_1 y_0$	w'	W
000	0	1
001	1	1
010	1	1
011	1	1
100	1	1
101	1	0
110	•	-
111	•	•

$$T_{2} = w'y_{2}y_{0}' + wy_{1}y_{0}$$

$$T_{1} = w'y_{2}y_{0}' + w'y_{1}y_{0}' + wy_{2}'y_{0}$$

$$T_{0} = y_{2}'y_{0} + y_{2}'y_{1} + w'y_{2} + wy_{0}'$$

JK FF implementation with don't cares

	J_2K_2	
$y_2 y_1 y_0$	w'	W
000	0 -	0 -
001	0 -	0 -
010	0 -	0 -
011	0 -	1 -
100	- 1	- 0
101	- 0	- 0
110	-	1
111		

	J_1	K_1
$y_2 y_1 y_0$	w'	W
000	0 -	0 -
001	0 -	1 -
010	- 1	- 0
011	- 0	- 1
100	1 -	0 -
101	0 -	0 -
110		
111		

	J_0K_0	
$y_2 y_1 y_0$	w'	W
000	0 -	1 -
001	- 1	- 1
010	1 -	1 -
011	- 1	- 1
100	1 -	1 -
101	- 1	- 0
110		
111		

$$J_{2} = W y_{1} y_{0}$$

$$J_{1} = W' y_{2} y_{0}' + W y_{2}' y_{0}$$

$$J_{0} = W + y_{2} + y_{1}$$

$$K_{2} = W' y_{0}'$$
 $K_{1} = W' y_{0}' + W y_{0}$
 $K_{0} = y_{2}' + W'$

14

What about states "110" and "111"?

	Y ₂	
$y_2 y_1 y_0$	w'	W
000	0	0
001	0	0
010	0	0
011	0	1
100	0	1
101	1	1
110	0	1
111	1	1

Y_1	
w'	W
0	0
0	1
0	1
1	0
1	0
0	0
1	1
1	0
	0 0 0 1 1 0

	Y ₀	
$y_2 y_1 y_0$	w'	W
000	0	1
001	0	0
010	1	1
011	0	0
100	1	1
101	0	1
110	1	1
111	0	1

$$Y_{2} = y_{2} y_{0} + w y_{2} + w y_{1} y_{0}$$


$$Y_{1} = w' y_{2} y_{0}' + w' y_{1} y_{0} + w y_{1} y_{0}' + w y_{2}' y_{1}' y_{0}$$

$$Y_{0} = y_{2} y_{0}' + y_{1} y_{0}' + w y_{2} + w y_{0}'$$

State transition table

Present	Next state		Output 7
state	w = 0	w = 1	Output z
000	000	001	000
001	000	010	001
010	001	011	010
011	010	100	011
100	011	101	100
101	100	101	101
110	011	111	110
111	110	101	111

State transition diagram




Revisiting arbiter of 3 port switch

Previous design:


- Arbitration done by priority encoder
- Fixed priorities
- Connections through low priority ports get interrupted

Improved design:

- Prevents interruption
- It remembers which port is already communicating
- Sequential circuit rather than combinational



State transition diagram



Design in VHDL - entity

```
PORT (clk : IN bit;

req : IN bit_vector (2 DOWNTO 0);

ack : OUT bit_vector (2 DOWNTO 0)

);

END arbiter;
```

Design in VHDL - architecture

```
ARCHITECTURE FSM OF arbiter IS
  TYPE state type IS (Idle, G0, G1, G2);
  SIGNAL state: state type;
BEGIN
  PROCESS (clk)
     . . define next state here
  END PROCESS;
  WITH state SELECT
    ... define output here
END FSM;
```

Next state process

```
PROCESS (clk)
BEGIN
  IF clk'EVENT AND clk = '1' THEN
    CASE state IS
      WHEN Idle => ...
      WHEN G2 => . . .
      WHEN G1 => . . .
      WHEN Go => . . .
     END CASE;
  END IF;
END PROCESS;
```

Case statement

```
CASE state IS
  WHEN Idle =>
       req (2) = '1' THEN state \leq G2;
    ELSIF req (1) = '1' THEN state <= G1;
    ELSIF req (0) = '1' THEN state <= G0;
    END IF;
  WHEN G2 =>
    IF req (2) = '0' THEN state <= Idle; END IF;
  WHEN G1 =>
    IF req (1) = '0' THEN state <= Idle; END IF;
  WHEN GO =>
    IF req (0) = '0' THEN state <= Idle; END IF;
END CASE;
```

Selected signal assignment

```
WITH state SELECT

ack <= "000" WHEN Idle,

"100" WHEN G2,

"010" WHEN G1,

"001" WHEN G0;
```

Next state and output together


```
CASE state IS
  WHEN Idle =>
          req (2) = '1' THEN ack <= "100"; state <= G2;
    ELSIF req (1) = '1' THEN ack <= "010"; state <= G1;
    ELSIF req (0) = '1' THEN ack <= "001"; state <= G0;
    ELSE
                             ack <= "000"; END IF;
  WHEN G2 =>
    IF req (2) = '0' THEN ack <= "000"; state <= Idle;
                         ack <= "100"; END IF;
    ELSE
  WHEN G1 =>
    IF req (1) = '0' \dots
  WHEN GO =>
    IF req (0) = '0' \dots
END CASE;
```

Moore and Mealy models

Moore


- Output is a function of present state only Mealy
- Output is a function of present state as well as inputs

Moore FSM example




Present	sent Next state		Output z
state	w = 0	w = 1	
Α	А	В	0
В	А	С	0
С	D	С	1
D	А	С	1

Mealy FSM example



Present	Next state/Output z		
state	w = 0	w = 1	
Α	A/0	B/0	
В	A/0	C/1	
С	D/1	C/1	
D	A/0	C/1	

Circuit structure for Mealy FSM



Next state for Moore/Mealy

```
CASE state IS
  WHEN A =>
    IF w = '1' THEN state <= B; END IF;
  WHEN B =>
    IF w = '1' THEN state <= C; ELSE state <= A; END IF;
  WHEN C =>
    IF w = '0' THEN state <= D; END IF;
 WHEN D =>
    IF w = '0' THEN state <= A; ELSE state <= C; END IF;
END CASE;
```

Output for Moore FSM

```
WITH state SELECT

z <= '0' WHEN A,

'0' WHEN B,

'1' WHEN C,

'1' WHEN D;
```

Output for Mealy FSM

```
CASE state IS
  WHEN A =>
   z <= '0';
  WHEN B =>
    IF w = '1' THEN z <= '1'; ELSE z <= '0'; END IF;
  WHEN C =>
    z <= '1';
  WHEN D =>
    IF w = '0' THEN z <= '0'; ELSE z <= '1'; END IF;
END CASE;
```

Mealy FSM output – another way

```
CASE state IS
  WHEN A =>
   z <= '0';
 WHEN B =>
   z \ll w;
  WHEN C =>
    z <= '1';
 WHEN D =>
    z \ll w;
END CASE;
```

Book sections covered

Chapter 2: Logic/VHDL (2.10 – 2.12)

Chapter 4: Combinational circuits (4.4 – 4.5)

Chapter 7: Sequential components (7.1 – 7.16)

Chapter 8: Sequential circuit design (8.1 – 8.4, 8.7 – 8.9)

Appendix A: VHDL reference

