



- Concurrent statements
- Sequential statements
- Types bit vectors
- 3-port switch example

## Concurrent assignments

ARCHITECTURE data\_flow OF full\_adder IS


**BEGIN** 

si <= ai XOR bi XOR ci;


co <= (ai AND bi) OR (bi AND ci) OR (ai AND ci);

END data\_flow;

Concurrent Signal Assignments



 $\bigcirc$ 



# Is the order significant?

```
ARCHITECTURE data_flow1 OF full_adder IS
BEGIN
si <= ai XOR bi XOR ci;
co <= (ai AND bi) OR (bi AND ci) OR (ai AND ci);
END data_flow1;
```

```
ARCHITECTURE data_flow2 OF full_adder IS
BEGIN
co <= (ai AND bi) OR (bi AND ci) OR (ai AND ci);
si <= ai XOR bi XOR ci;
END data_flow2;
```

#### Ordering of dependent assignments

```
ARCHITECTURE arch1 OF e IS
BEGIN

t <= a OR b;
s <= (t AND c) OR (NOT a AND d);
END arch1;
```

```
ARCHITECTURE arch2 OF e IS
BEGIN
s <= (t AND c) OR (NOT a AND d);
t <= a OR b;
END arch2;
```

## Example with internal signal

```
ENTITY comb logic IS
                              ENTITY comb logic IS
                              PORT (i1, i2, i3, i4: IN BIT;
PORT (i1, i2, i3, i4: IN BIT;
       o1, o2: OUT BIT);
                                     o1, o2: OUT BIT);
                              END comb logic;
END comb logic;
ARCHITECTURE data flow1
                              ARCHITECTURE data flow2
OF comb logic IS
                              OF comb logic IS
                              SIGNAL temp: BIT;
         in any order
BEGIN
                              BEGIN
                               temp <= (i1 and i2 and i3);
 o1 <= (i1 and i2 and i3) xor i2;
                               o1 <= temp xor i2;
 o2 <= (i1 and i2 and i3) or i4;
                               o2 <= temp or i4;
END data flow1;
                              END data flow2;
```

avoid repeated evaluation of common sub-expression

#### Procedural description

```
ENTITY maj3 IS
 PORT (a, b, c: IN BIT;
               : OUT BIT);
END maj3;
                                          Sensitivity
ARCHITECTURE sequential OF maj3 IS
                                              list
BEGIN
 PROCESS (a, b, c)
 BEGIN
   y <= (a AND b) OR (b AND c) OR (a AND c);
 END PROCESS;
                                    What happens if all
END ARCHITECTURE sequential;
                                  inputs are not included
                                   in the sensitivity list?
```

#### **Combinational Circuit**

```
ENTITY maj3 IS

PORT (a, b, c : IN BIT;

y : OUT BIT);

END maj3;
```

ARCHITECTURE conc OF maj3 IS BEGIN y <= (a AND b) OR (b AND c) OR (a AND c); END conc;

```
ARCHITECTURE seq
OF maj3 IS
BEGIN
PROCESS (a, b, c)
BEGIN
y <= (a AND b) OR
(b AND c) OR
(a AND c);
END PROCESS;
END seq:
```

#### Architecture: General form

ARCHITECTURE name OF entity\_name IS declarations

**BEGIN** 

concurrent statement concurrent statement

. . .

concurrent statement
END ARCHITECTURE name;

#### Process: General form

PROCESS (sensitivity list)

declarations

**BEGIN** 

sequential statement

sequential statement

. . .

sequential statement

**END PROCESS;** 

# Types in VHDL

- Scalar
  - enumeration
  - integer
  - floating point
  - physical
- Subtypes
  - index constraint
  - range constraint

- Composite
  - arrays
  - records

 Others (access type, file type)


## Types in Standard Package


- type boolean is (false, true);
- type bit is ('0', '1');
- type character is (..., '0', '1', ..., 'A', 'B', ..., 'a', 'b', ...);
- type integer is range -2147483647 to 2147483647;
- type real is ...;
- type time is ...;
- type natural is integer range 0 to integer' high;
- type bit\_vector is array (natural range <>) of bit;
- .....


## bit\_vector example


```
ENTITY a Circuit IS
 PORT (av, cv: IN bit vector (7 DOWNTO 0);
       w: OUT bit;
       wv : OUT bit_vector (7 DOWNTO 0)
END ENTITY aCircuit;
ARCHITECTURE indexing_slicing OF aCircuit IS
  SIGNAL dv: bit vector (7 DOWNTO 0);
BEGIN
  dv <= av AND cv;
  wv (3 DOWNTO 0) <= dv (7 DOWNTO 4) OR
                       dv (3 DOWNTO 0);
  w \le cv(4);
END ARCHITECTURE indexing slicing;
```

#### **Combinational Modules**









4:1 mux

1:4 de-mux

2:4 decoder

4	input		rity
	ence	oder	


е	$s_1 s_0$	У
0		0
1	00	<b>x</b> <sub>0</sub>
1	01	<b>X</b> <sub>1</sub>
1	10	<b>X</b> <sub>2</sub>
1	1 1	<b>X</b> <sub>3</sub>

е	$s_1 s_0$	$y_3y_2y_1y_0$
0		0000
1	00	000x
1	0 1	0 0 x 0
1	10	0 x 0 0
1	11	x 0 0 0


$s_1 s_0$	$y_3y_2y_1y_0$
00	0001
01	0010
10	0100
11	1000

$X_3X_2X_1X_0$	e s <sub>1</sub> s <sub>0</sub>
0000	0
0001	1 00
001-	1 01
01	1 10
1	1 11

#### Lab exercise 2: 3-Port Switch



#### 3-Port Switch Design



#### 3:1 Mux


```
ENTITY mux_3_1 IS

PORT (X: IN bit_vector (2 DOWNTO 0);
S: IN bit_vector (1 DOWNTO 0);
e: IN bit;
y: OUT bit
);
END mux_3_1;
```

X **/→** 

#### **CASE** statement

```
ARCHITECTURE casestmt OF mux 3 1 IS
BEGIN
 PROCESS (S, e)
  BEGIN
   IF e = '1' THEN
    CASE S IS
      WHEN "00" => y \le X(0);
      WHEN "01" => y \le X(1);
      WHEN OTHERS => y <= X(2);
    END CASE;
   ELSE y <= '0';
   ENDIF;
  END PROCESS;
END ARCHITECTURE casestmt;
```




3:1 mux

е	$s_1 s_0$	У
0		0
1	0 0	<b>X</b> <sub>0</sub>
1	0 1	X <sub>1</sub>
1	10	X <sub>2</sub>
1	11	??

# Selected Signal Assignment

ARCHITECTURE ssa OF mux\_3\_1 IS
BEGIN

SIGNAL t: bit;
WITH S SELECT
t <= X(0) WHEN "00",
X(1) WHEN "01",
X(2) WHEN OTHERS;
y <= t AND e;
END ARCHITECTURE ssa;



3:1 mux

е	$s_1 s_0$	У
0		0
1	0 0	<b>x</b> <sub>0</sub>
1	0 1	<b>X</b> <sub>1</sub>
1	10	<b>X</b> <sub>2</sub>
1	11	??

