

COL215 Quiz-2 SetB

SAMARTH AGGARWAL

TOTAL POINTS

3.5 / 5

QUESTION 1

1 Q1 2 / 3

- + 0 Nothing is correct
- + 1 Only few steps are correct
- ✓ + 2 Partially correct
- + 3 Fully correct

QUESTION 2

2 Q2 1.5 / 2

- + 0 Nothing is correct
- + 0.5 Sensitivity list explanation
- ✓ + 0.5 Sensitivity list example
- ✓ + 0.5 Clock edge & initialization signal explanation
- ✓ + 0.5 Clock edge & initialization signal example

SET B

Left neighbor	Your Name	Your Entry No.	Right neighbour
Udit Jain	Samarth Agarwal	2016CS10395	Vijay Gupta

COL215 Digital Logic and System Design

Quiz 2

20.09.2017

Q 1. Show all the steps of binary unsigned division of 11001110 by 00001101 using the method in which dividend and quotient shift together and the divisor does not shift.

Q 2. While describing a sequential circuit using a process in VHDL, how would you **ensure** that it is fully synchronous except for initialization? Give your answer with illustrations.

A1) At every step, dividend shifts left and the new quotient bit generated is filled by a bit of quotient.

Initially

~~00001101 | 000000000011001110~~
~~- 00000000~~
~~0000000011001110~~
~~- 00000000~~
~~000000~~

12x16
+14
=206

13x20
-13
=26
15x28
-15
=11
0x27

00001101 | 00001111

00001101 | 000000000011001110

- 0000000000

000000000011001110 (left shift)

000000000110011100

- 0000000000

00000000110011100

000000001100111000 (left shift)

- 0000000000

00000001100111000

000000011001110000 (left shift)

- 0000000000

~~0000000000~~

000000011001110000

000000011001110000 (left shift)

- 00000001101

00000011001100000

000000110011000000

- 0000001101

000000110010000001

0000001100100000011

- 0000001101

000000110000000011

0	0	0	0	1	1	0	0	0	0	0	0	1	1	1	(left shift)
-	0	0	0	0	0	0	0	0							
0	0	0	0	1	1	0	0	0	0	0	0	0	1	1	

A2) process (clk)

```

begin
  if clk = '1' and clk'event then
    {
  }
  endif
end process

```

I will ensure a synchronous process by executing the loop only when the clk changes hence the circuit is synchronous.