Sommeth Aggarewall
2016 CS 10395/

## COL215 Digital Logic and System Design Minor Test 2

06.10.2017

Max Marks: 10

[2]

1. 2's complement of an *n*-bit binary number  $B = b_{n-1} b_{n-2} \dots b_1 b_0$  is given by

(c) 
$$b_{n-1} b_{n-2} \dots b_{k+1} b_k b_{k-1} \dots b_1 b_0$$
, where  $b_k$  is the rightmost 0 in  $B$ .  $\times$  (c)  $b_{n-1} b_{n-2} \dots b_{k+1} b_k b_{k-1} \dots b_1 b_0$ , where  $b_k$  is the rightmost 1 in  $B$ . (d)  $b_{n-1} b_{n-2} \dots b_{k+1} b_k b_{k-1} \dots b_1 b_0$ , where  $b_k$  is the rightmost 0 in  $B$ . (d)  $b_{n-1} b_{n-2} \dots b_{k+1} b_k b_{k-1} \dots b_1 b_0$ , where  $b_k$  is the rightmost 1 in  $B$ .

Which one of the above is correct? Give a proof. Here  $b_{\theta}$  is the least significant bit.

2. Consider the algorithm given below for dividing 16 bit unsigned Dividend by 16 bit unsigned Divisor. The Quotient and Remainder are also 16 bit. R and D are 32 bit integers, R is signed and D is unsigned. Give a VHDL implementation of this algorithm such that it takes 18 clock cycles – one cycle for each iteration of the loop and one cycle each for the initialization step and the final step. Do not use variables, LOOP, WAIT and AFTER.

Initialization step: 
$$R = Dividend$$
;  $Q = 0$ ;  $D = Divisor \times 2^{n-1}$ 


Loop: for  $i = 0$  to 15 do {

 if  $(R < 0)$   $R = R + D$  else  $R = R - D$ 
 $Q = 2 \times Q + s$  where s is the sign bit of adder/subtractor output  $D = D / 2$ 
}


Final step: if  $(R < 0)$  Remainder =  $R + B$  else Remainder =  $R$ 

Quotient =  $Q$ 

3 What logic gate is realized by the circuit shown? Does the circuit suffer from any major drawbacks? Give reasons for your answer.



4. The figure shows a part of a slice of Spartan 6 series FPGAs. On the right side, a portion of the carry chain circuit (2 bits out of 4) is shown and on the left side, two of the 6-input LUTs are shown. Note that each 6-input LUT consists of two 5-input LUTs. What logic functions should be implemented by the LUTs shown to make a 2-bit portion of a fast carry propagate adder?



[3]

Ai) let C = (2's complement of B)= C= B+1 De ben - \_ bibo Adding I to a lit, investe the bit. Also, a covery is generated only if the virginal bit was!. Hence, on adding I to a bit that is a I will continue the shain while adding I to a bit that is a will terminate the chain so this chain continues only till the first o is encountered from right. That bit would have been 1 beton in B as we are adding 1 to B. Let le le the sightmost 1 in B. So all lite to sight of by are O. => B= bm+ bm2 - - bk+1, 000 - ---- $\overline{B} = b_{m-1}b_{m-2} - b_{k+1}O [1] - b_{k}$  A-bits $B = \sum_{i=k+1}^{m-1} b_i' 2^i + \sum_{i=0}^{n-1} 2^i = \sum_{i=k+1}^{m-1} b_i' 2^i + 2^k - 1$  $\overline{B} + 1 = \sum_{i=k+1}^{n-1} b_i' 2^i + 2^k$  $\overline{B}+1 = 0$   $b_{n-1}b_{n-2} - b_{k+1} = 0$   $b_{k+1} = 0$ 

Hence oftion B is correct.

Samoth Aggarwal \ 2016 CS10395, Shoot 1 entity dividor is BD sin anteger port and dividend, divisor: in integer; M; in bit; quotient, remainder, out bit rectors (16 doorse end dividor architecture sec of dividor is signal &: the forther integer; signal d: integor; signal el: loito rector (31 dovento 0) signal d1: bit\_rector(31 downto0) signal 9: bit - vector (\$ 15 downtor) pascess (cla), dividend, direison) if ck'event and clk='1' then if dividend event or divisor event then e & dividend; d & diversor ; for Di in 0 to 15 generate .x = x + (x mod 2); 26 2/2 di = di + (d mod 2); d € d/2; end generate 

end if

Az) USL IEEE

0

begin

begin

else then

4

## Sheet 2 (Samoeth Aggarwal) 2016CS10395)

- As) The xor logic gate is realised because when a=1, the NMOS teanisator is testined on and it connects of to output of comes increated. When a=0, PMOS translator is on and it connects of to b.

  This circuit suffers a major decamback in 2 cases:
  - I) when a=1, b=0  $\Rightarrow$  In this case, the NMOS treansistor is used to pass I to the other side which the NMOS does not do with a decoh. So here y will be  $(V_{dd} V_T)$  when  $V_T$  is the threshold voltage of NMOS.
  - II) when a=0, b=0, a More PMOS transistor is used to pass a o to the other side.

    Since PMOS posses and does not pass o efficiently hence this is drawback, y will attain the value VT have as the PMOS turns of if of goes below that value.

And f= x1 x2 + x1 x2

X1

X2

X2

A4)  $f = x_1 \times x_2 \times x_3 + x_2 \times x_3 \times x_3 \times x_4 \times x_4$ 

4. 1.7.7

ica A