# VLSI Design

# Practice Sheet: Verilog

## M.P. Samartha (2023102038)

October 8, 2024

# **Q9: Sequential Circuits**

#### a) Sequential circuit with given state and output equations

We are given a sequential circuit with 2 flip-flops, two inputs and one output. Here we have two states A and B. Two inputs x and y, and one output z. The state equations linking all of them is given as follows.

$$A(t+1) = xy' + xB$$
$$B(t+1) = xA + xB'$$
$$z = A$$

The following is the circuit diagram for the given set of state equations. Here notice that a combinational circuit as a function of A, B and the inputs x and y has been constructed to feed in the input to the two D flipflops for the next clock cycle.




Figure 1: Circuit Diagram for 9(a)

The following is the state diagram for this circuit. Here we have assumed  $\mathbf{S_0} = \mathbf{00}, \mathbf{S_1} = \mathbf{01}, \mathbf{S_2} = \mathbf{10}, \mathbf{S_3} = \mathbf{11}.$ 




Figure 2: State diagram for 9(a)

The following is the state table for this circuit.

Present State		Input		Next State		Output
A	B	x	y	A	B	z
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	1	1 1	0
0	0	1	1	0	1	0
0	1	0	0	0	0	0
0	1	0	1	0	0	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	1	1	1
1	0	1	1	0	1	1
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	1	1	1
1	1	1	1	1	1	1

Table 1: State Table for 9(a)

```
module D flipflop(input d, input clk, input reset, output reg q, output reg qbar);
            qbar <= 1'b1;</pre>
module q9a(input clk, reset, x, y, output A, B, z);
    D_flipflop dff1(in1, clk, reset, A, Abar);
    D_flipflop dff2(in2, clk, reset, B, Bbar);
```

Figure 3: Verilog Design code for 9(a)

Above is the Verilog design code for this subsection. The design contains two modules. Here we have followed structural modelling, and hence are describing the components of the circuit too, not just its behaviour. The first one is a module for a *D flipflop*. It has inputs *clk*, *reset* and outputs *q*, *qbar* is the complement of the output q. The reset is set to be active high and the flipflop is designed to operate on the positive edge of the clock. The second module, which is the one of interest has the description for the circuit and the first few lines implement the combinational logic required for the inputs to the flipflop. The following lines instantiate the two flipflops required in this question by passing respective inputs as given by the combinational circuit. The last line finally assigns the value to the output which by the given equations is simply the state A.

Below is the verilog testbench code for 9(a). First we initialize the required input and output elements for the circuit. Then we use the *forever* statement to set the clock alternation every 5ns. Then as seen in lines 20-24, we set the initial conditions for the circuit. Without this the output of the flipflops would be in *Don't care condition/ High Impedence*. We initially set both the inputs

to zero. Following this, we run a second order nested for-loop to iterate over all possible input combinations for this circuit. Finally we end the code with the monitor statement which prints the values of interest in the terminal as shown below.

Figure 4: Verilog Testbench code for 9(a)

```
VCD info: dumpfile q9a.vcd opened for output.
Time = 0: clk = 0, reset = 1, A = 0, B = 0, x = 0,
Time = 5: clk = 1, reset = 1, A = 0, B = 0, x = 0, Time = 10: clk = 0, reset = 0, A = 0, B = 0, x = 0, Time = 15: clk = 1, reset = 0, A = 0, B = 0, x = 0,
        20: clk = 0, reset = 0,
                                     A = 0
                                              B = 0,
Time = 25: clk = 1,
                        reset = 0,
                                     A = 0,
                                              B = 0,
                                              B = 0
Time = 30: clk = 0, reset = 0, A = 0,
                        reset = 0,
Time = 35: clk = 1,
                                     A = 1,
                                              B = 1,
                                                       x =
Time = 40: clk = 0,
                        reset = 0,
                                              B = 1,
                                     A = 1
                                                       x = 1
Time = 45: clk = 1, reset = 0, A = 1, B = 1, x = 1,
Time = 50: clk = 0,
                        reset = 0,
                                     A = 1, B = 1,
```

Figure 5: Terminal output of 9(a)

The following is the Timing diagram for this subsection featuring the clk, reset, x, y, A, B and z. The validity of the Verilog code can be verified from this diagram.



Figure 6: Timing diagram for 9(a)

### b) Analysing the given Sequential Circuit




Figure 7: Given Circuit diagram for 9(b)

Above is the circuit diagram given in this subsection. Here since nothing is mentioned about the output for the circuit, we simply declare the outputs of the T-flipflops viz. A and B as outputs and handle the same in the testbench. By the combinational part of the circuit, we make the following state equations:

$$A(t+1) = (A+B)' = A'.B'$$
  
 $B(t+1) = (A'+B)' = A.B'$ 

The following is the state table for the given circuit. The equations derived above are used for deriving the table.

Present State		Inputs to FF		Next State	
A	B	x	y	A	B
0	0	0	1	0	1
0	1	1	1	1	0
1	0	1	0	0	0
1	1	1	1	0	0

Table 2: State Table for 9(b)

```
module q9b(input clk, input reset, output reg A, B);
    always @(posedge clk or posedge reset)
            else if ((\sim A) \& B) begin
            else if (A & (\simB)) begin
                 B <= 1'b0;
```

Figure 8: Verilog Design code for 9(b)

Above is the design code for this subsection. In this module, we have inputs of clk, reset and outputs A and B, the outputs of the corresponding flipflops. Again the circuit is designed to operate on the positive edge of the clock and the reset is active high. Here we follow the behavioural modelling style, thus we brute force the next states according to the current states by the *if-else if-else* blocks.

```
include "q9b design.v'
module q9b_test();
    q9b uut(clk, reset, A, B);
       $dumpfile("q9b.vcd");
    initial begin
        $monitor("Time = %0t: clk = %b, reset = %b, A = %b, B = %b",
```

Figure 9: Verilog testbench code for 9(b)

Above is the testbench for this subsection. Similar to the previous subsection, we initialise the clock inside the forever statement and set the time delay between the rise/fall as 5ns. As explained in the previous subsection, we initially assert reset high to set the flipflops' outputs to some initial condition (0,0). This ensures that the feedback needed for calculating the inputs to the FF is not indeterminate. As will be discussed in the next page, this circuit goes through states 00, 01 and 10 and then starts all over again at state 00. Thus to show this behaviour we run the for loop for 6 iterations with a delay of 10ns between each iteration. Then using the \$monitor\$ statement we print the desired values on the terminal at each time step.

The following is the state diagram for this subsection.




Figure 10: State diagram for 9(b)

The following is the output obtained on the terminal at respective time step.

```
VCD info: dumpfile q9b.vcd opened for output.

Time = 0: clk = 0, reset = 1, A = 0, B = 0

Time = 5: clk = 1, reset = 1, A = 0, B = 0

Time = 10: clk = 0, reset = 0, A = 0, B = 0

Time = 15: clk = 1, reset = 0, A = 0, B = 1

Time = 20: clk = 0, reset = 0, A = 0, B = 1

Time = 20: clk = 0, reset = 0, A = 1, B = 0

Time = 30: clk = 0, reset = 0, A = 1, B = 0

Time = 30: clk = 0, reset = 0, A = 0, B = 0

Time = 35: clk = 1, reset = 0, A = 0, B = 0

Time = 40: clk = 0, reset = 0, A = 0, B = 0

Time = 45: clk = 1, reset = 0, A = 0, B = 1

Time = 50: clk = 0, reset = 0, A = 0, B = 1

Time = 50: clk = 1, reset = 0, A = 1, B = 0

Time = 60: clk = 0, reset = 0, A = 1, B = 0

Time = 65: clk = 1, reset = 0, A = 0, B = 0

Time = 70: clk = 0, reset = 0, A = 0, B = 0

mpsamartha@Samartha: ~/Verilog/Practice_Sheet/09_Sequential_Circuits$
```

Figure 11: Terminal output for 9(b)

[H] The following is the Timing diagram for this subsection featuring the clk, reset, A, B. The validity of the Verilog code can be verified from this diagram.




Figure 12: Timing diagram for 9(b)

## Q10: Finite State Machines

In this section, we implement the two different machines possible for sequential circuits viz. Moore FSM and Mealy FSM. Both are often implemented in digital circuits but each one of them have their own positives-negatives. The fundamental difference between lies in the dependency of the output on the inputs. This fundamental difference gives rise to different properties among the two FSMs. The following table gives a concise tabulation of the differences between the two FSM in various aspects of operation such as speed, timing, glitch sensitivity and so on.

Characteristic	Moore FSM	Mealy FSM
Output Depen-	Depends only on current state	Depends on current state and in-
dency		put
Output Timing	Synchronous with state transitions	Can change asynchronously with
		inputs
State Diagram Rep-	Outputs associated with states	Outputs associated with transi-
resentation		tions
Reaction Speed	Generally slower	Can be faster
Number of States	Often requires more states	Typically requires fewer states
Complexity	Generally simpler to design and	Can be more complex but more
	analyze	flexible
Glitch Sensitivity	Less sensitive to input glitches	More sensitive to input glitches

Table 3: Comparison of Moore and Mealy Finite State Machines

In the following bullet points, we discuss each aspect of the difference between the FSM in detail.

- The output dependency is the fundamental difference between the FSM and is solely because of the way the FSMs are designed.
- The Moore FSM is synchronous with state transitions, whereas Mealy FSM isn't. This is again a consequence of the fact that the output in a Mealy machine is dependent also on the inputs. Thus the outputs immediately change, without requiring any clock edge. But in the Moore FSM, since the outputs are only dependent on the current state, they can only change when a positive/negative clock edge (depending on the design) comes. This make Moore FSM more reliable than its counterpart because the change in outputs is deterministic in the sense that they change only during one of the edges of the clock.
- This again is because of the fundamental difference between them. In the state diagram of a Moore FSM, the outputs are mentioned inside the state bubble, since they are a characteristic of a respective state. But in the state diagram of a Mealy FSM, the outputs are mentioned along with the corresponding inputs on the transition arrow between the states.
- Since the outputs in Mealy are dependent on inputs too, they can be carefully designed to have the correct outputs for some input combination. Since the inputs have to go through the flipflops to cause a change in the outputs and wait for a clock edge, they are relatively slower than the former.
- Generally Moore FSM require more states because to represent any unique output combination requires a distinct state, as the output is tied solely to the state. But in the case of

Mealy FSM, different outputs can be produced from the same state based on different inputs. This allows one state to serve multiple purposes depending on the input.

- Since the output is just a function of the states, the designing is simple and straightforward compared to the Mealy FSM.
- This is an important point to consider. Since the output of the Mealy FSM depend asynchronously on the inputs, any variations or fluctuations in the input can cause the equivalent disturbance in the output signal. Thus they are more sensitive to input glitches.




Figure 13: Illustration for Moore FSM (Credits: D.D. by M. Mano)




Figure 14: Illustration for Mealy FSM (Credits: D.D. by M. Mano)

#### a) Moore FSM




Figure 15: State diagram for Moore FSM

```
timescale 1ns/1ns
module moore_fsm(input clk, reset, input x, output reg y,
    reg [1:0] next_state;
    parameter S_a = 2'b00, S_b = 2'b01, S_c = 2'b10, S_d = 2'b11;
    always @(posedge clk or posedge reset)
        else begin
        end
```

Figure 16: Verilog design code for Moore FSM

Above is the Verilog design code for Moore FSM. The module contains inputs clk, reset and x. The

outputs are y and register state. Here we follow the behavioural modelling for the design. the logic uses another register called *next\_state*, which is used to store the value for the next state depending upon the current states and inputs. We use *parameter* to define the four states as 00, 01, 10, and 11. Then at the positive edge of a clock or reset(used to reset the high impedence condition at the beginning), the state is assigned the value of next\_state. Then the next\_state is updated depending on the current state and the input x. This is done efficiently using a *case* block. Thus corresponding to each of the 4 states and the input x, we set the next\_state its value. In each case statement, we correspondingly update the output value as given by the state diagram.

```
timescale 1ns/1ns
module moore_fsm_tb();
   wire [1:0] state;
       $display("Back to state a");
       x = 0; #20;
       $display("Back to state a");
   initial begin
```

Figure 17: Verilog Testbench code for Moore FSM

Above is the Verilog testbench code for the Moore FSM. Initially we use a forever statement to set the switching of the clock throughout the testing. The we run three sets of inputs with 20ns delay between each. Here instead of 10ns, we have chosen 20ns because of the logic used in the design code. The next\_state is calculated at the positive edge of clock, thus we hold the state of the FSM for one extra clock cycle so that in the following clock edge the corresponding value for the state is set correctly. Then as can be observed in the testbench code above, we are testing our design for three set of values. First we input x = 0, 0, 1, 1. As can be seen in the state diagram, these set of inputs makes the states to go through  $S_{-a}$ ,  $S_{-b}$ ,  $S_{-c}$ ,  $S_{-d}$ ,  $S_{-a}$ . Thus in a circular fashion we come back to the initial state,  $S_{-a}$ . Similarly we run for input values' set, x = 1, 1, 1 and x = 0, 1, 1. To see the validity of the design and the testbench codes, we print "Back to state a" after completion of each cycle. Finally we print the truth table on the terminal using the \$monitor statement.

```
reset
                  reset
                  reset
                                       state
                  reset
                  reset
                  reset
                  reset
                  reset
                  reset
                  reset
                  reset
                  reset
                                        state
                                                 11
                  reset
                                        state
                  reset
                                        state
                  reset
                  reset
                                        state
                  reset =
                                         state
                   reset
                   reset
                   reset
                                         state
                   reset
                                         state
  125:
                   reset
                                         state
                   reset
                                         state
                                         state
                   reset
                                         state
                   reset
                   reset
                                         state
                   reset
                   reset
                                         state
                   reset
                                         state
                   reset
                                         state
                   reset
  195:
                   reset
  200:
                                                  11
  205:
                   reset
                                         state
                                                  99
to state a
            = \theta, reset = \theta, x = 1, state = \theta\theta
```

Figure 18: Terminal output for Moore FSM

As seen above in the terminal output, we go through 3 different cycles of states as explained above. Thus we can see the print statements of being at state a and the corresponding state in the row above it. It matches (00) with the expected results.

The following is the state table derived from the state diagram 15.

Current State	Input	Next State	Output
a	0	b	0
a	1	c	0
b	0	c	1
b	1	d	1
c	0	b	1
c	1	d	1
d	0	c	0
d	1	a	0

Table 4: State Transition Table for Moore FSM

the following is the timing diagram for the Moore FSM. The explanation above about the three cycles can also be verified from the value of the state below in the diagram. The state goes through the three cycles, starting and ending at the initial state  $S_{-}a = 00$ .




Figure 19: Timing Diagram for Moore FSM

### b) Mealy FSM




Figure 20: State diagram for Mealy FSM

Figure 21: Verilog design code for Mealy FSM

Above is the Verilog design code for Mealy FSM. The module contains inputs clk, reset and x. The outputs are y and register state. Here we follow the behavioural modelling for the design. the logic uses another register called next\_state, which is used to store the value for the next state depending upon the current states and inputs. We use parameter to define the four states as 00, 01, 10, and 11. Then at the positive edge of a clock or reset(used to reset the high impedence condition at the beginning), the state is assigned the value of next\_state. Then the next\_state is updated depending on the current state and the input x. This is done efficiently using a case block. Thus corresponding to each of the 4 states and the input x, we set the next\_state its value. In each case statement, we correspondingly update the output value as given by the state diagram. Here is output is dependent on both input value and the current state.

Figure 22: Verilog Testbench code for Mealy FSM

Above is the Verilog testbench code for the Mealy FSM. Initially we use a *forever* statement to set the switching of the clock throughout the testing. The we run three sets of inputs with 20ns delay between each. Here instead of 10ns, we have chosen 20ns because of the logic used in the design code. The next\_state is calculated at the positive edge of clock, thus we hold the state of the FSM for one extra clock cycle so that in the following clock edge the corresponding value for the state is set correctly. Then as can be observed in the testbench code above, we are testing our

design for three set of values. First we input x = 0, 0, 1, 1. As can be seen in the state diagram, these set of inputs makes the states to go through  $S_-a$ ,  $S_-b$ ,  $S_-c$ ,  $S_-d$ ,  $S_-a$ . Thus in a circular fashion we come back to the initial state,  $S_-a$ . Similarly we run for input values' set, x = 1, 1, 1 and x = 0, 1, 1. To see the validity of the design and the testbench codes, we print "Back to state a" after completion of each cycle. Finally we print the truth table on the terminal using the \*monitor\* statement.

```
reset
     = 15: clk =
                      reset
                                            state
                      reset
                      reset
            clk
                       reset
                                            state
                      reset
                                            state
                      reset
                                            state
                       reset
                       reset
                                            state
                       reset
                                            state
                      reset
                                            state
                      reset
                                            state
                       reset
                                            state
                                                     11
                       reset
                                            state
            c1k =
                       reset
                                            state
                       reset
                                            state
                                             state
                        reset
Time
                        reset
                                             state
                        reset
                                             state
                        reset
                        reset
                                             state
                        reset
                                             state
                        reset
                        reset
                        reset
       165:
                        reset
                                             state
                        reset
                                             state
                        reset
                                             state
Time
        185
                        reset
Time
        190:
                        reset
                                             state
        195
                        reset
Time
     = 205:
= 210:
Time
                                             state
     = 215:
                                             state
```

Figure 23: Terminal output for Mealy FSM

As seen above in the terminal output, we go through 3 different cycles of states as explained above. Thus we can see the print statements of being at state a and the corresponding state in the row above it. It matches (00) with the expected results.

The following is the state table derived from the state diagram 20.

Current State	Input	Next State	Output
a	0	b	1
a	1	c	0
b	0	c	0
b	1	d	1
c	0	b	0
c	1	d	1
d	0	c	1
d	1	a	1

Table 5: State Transition Table for Mealy FSM

the following is the timing diagram for the Mealy FSM. The explanation above about the three cycles can also be verified from the value of the state below in the diagram. The state goes through the three cycles, starting and ending at the initial state  $S_{-}a = 00$ .




Figure 24: Timing Diagram for Mealy FSM