Samarth Sharma Bhardwaj

Third Year Undergraduate

Samarthsb23@iitk.ac.in | → +91-8791757203 | Im Samarth Sharma B.|

Samarthsb23

Academic Qualifications

Year	Degree/Certificate	Institute	CPI/%
2023-Present	B.Tech-Electrical Engineering	Indian Institute of Technology Kanpur	8.5 /10
2023	CBSE(XII)	Hope Hall Foundation School (HHFS), Delhi	96.8%
2021	CBSE(X)	Delhi Public School, Prayagraj	95.8%

Scholastic Achievements

- Secured an All India Rank of 1082 in the Joint Entrance Examination (Advanced), 2023 among 200,000 candidates.
- Secured an All India Rank of 954 in the Joint Entrance Examination (Main), 2023 among 1.2 million candidates.
- Awarded 'Outstanding Achievement in Academics' for placing second overall in school in CBSE XII Boards. (2022-23)

Internship Experience

Radar Signal Processing on Zynq SoCs for Doppler Estimation () | Prof. Sumit J. Darak | IIIT Delhi (May'25-Present)

Objective	• To accelerate and compare classical and deep-learning-aided doppler estimation algorithms to evaluate latency–resource trade-offs in real-time radar systems on FPGAs of Zynq-SoCs (Pynq-Z2 and ZCU111).
Approach	 Developed custom HLS IPs and integrated PYNQ drivers via Vivado block design using AXI4 interfaces. Implemented MUSIC and ESPRIT as Vitis HLS IPs with resource optimizations like word-length tuning. Benchmarked HLS design pragmas like pipeline, unroll, and array partitioning using synthesis reports. Compared performance of single, double-precision float and fixed data types for Doppler-separated targets. Integrated deep neural networks (DNNs) to boost accuracy under coherent sources and array miscalibration. Used Integrated Logic Analyzers to debug AXI transactions and verify dataflow correctness on hardware.
Impact	 Achieved up to 4x acceleration over NumPy in FPGA-accelerated matrix multiplication on ZCU111. Created a 4-part YouTube tutorial series on HLS-to-PYNQ design flow and benchmarking on Vitis 2024.2. Attained a 30x acceleration over NumPy for reliable Doppler estimation using MUSIC and ESPRIT.

Key Projects

 $\textbf{Transistor-Level Duty Cycle Correction Circuit on Cadence Virtuoso} \mid Prof. \ Chithra \mid IIT \ Kanpur \quad \textit{(May'25-Jun'25)}$

- Designed a transistor-level duty cycle correction circuit in **gpdk-180nm** CMOS technology on **Cadence Virtuoso**.
- Implemented a bidirectional shift register (BSR) and XOR-delay-DFF based feedback loop for adaptive convergence.
- Achieved a corrected duty cycle of 48–52% for 0.5–1 GHz inputs, starting from initial distortions ranging between 30–70%.
- Semiconductor Device Modeling using DEVSIM TCAD 🞧 | Prof. Rituraj | IIT Kanpur

(Dec'24-Feb'25)

- Explored **DEVSIM TCAD** framework, including device setup, **meshing**, and model definition using Python scripting.
- Simulated 1D p-n junction diode using drift-diffusion equations; analyzed IV behavior and carrier dynamics.
- Explored solver mechanics, convergence behavior via Newton's method, and visualized results using Matplotlib.

Audio Classification and Signal Processing using Deep Learning (7) | Electrical Engineers' Association (Dec'24-Feb'25)

- Built a CNN-based model for deepfake audio detection leveraging MFCC and chroma features for spectral analysis.
- Tuned architectures and hyperparameters for robust classification under noise and speech variation, achieving 85% accuracy.

DIGIWARE- Digital Design using Verilog HDL | Electrical Engineers' Association

(Dec'23-Jan'24)

- Modeled and verified combinational and sequential logic, like FSMs and counters, in Verilog HDL and GTKWave.
- Designed and simulated complex **digital systems** like a car parking system, alarm clock, and traffic controller in Verilog.

Technical Skills

Programming Languages: C, C++, Python, Verilog HDL, LATEX; Libraries: NumPy, Pandas, Matplotlib, PyTorch, Scikit-learn; Software: Xilinx Vitis HLS, Vivado, Cadence Virtuoso, MATLAB, Devsim TCAD, LTspice

Relevant Courses

*: A (10/10) #: PG level elective o: Online course

Electronics	Computer Science	Mathematics	Others
Analog Electronics	Data Structures and Algorithms	Probability and Statistics	Control Systems
Chip-Based VLSI Design ^o	Fundamentals of Computing	Complex Variables*	Signals, Systems and Networks
Spin-Electronics Devices#*	Harvard's CS50x ^o	Partial Differential Eqns	Quantum Physics
Introduction to Electronics	Machine Learning ^o	Ordinary Differential Eqns*	Classical Electrodynamics
		Linear Algebra	Introduction to Management*

Positions of Responsibility (PoRs) and Volunteering

- Academic Department Mentor, EE UG Academics Wing, Academics and Career Council, IITK (2025-26 tenure).
- Academic Mentor- Institute Counselling Service (ICS), IITK (2024-25 tenure): Mentored ~500 first-year students in Quantum Physics (PHY114) by conducting remedial sessions and providing personalized academic support and guidance.
- Secretary, Debating Society (DebSoc), IIT Kanpur (2024-25 tenure): Assisted in organizing flagship national-level debating tournaments like IITK APD'24 (online) and IITK BPD'25 (offline); led marketing efforts for IITK APD'24.
- Volunteer- National Service Scheme (NSS), IIT Kanpur (2023-24). Contributed in the field of education for socio-economically underprivileged youth by translating physics lectures into regional languages to increase accessibility.