

Academic Qualifications

Year	Degree/Certificate	Institute	CPI/%
2023-Present	B.Tech-Electrical Engineering	Indian Institute of Technology Kanpur	8.5/10
2023	CBSE(XII)	Hope Hall Foundation School (HHFS), Delhi	96.8%
2021	CBSE(X)	Delhi Public School, Prayagraj	96.5%

Scholastic Achievements

- Secured **All India Rank 1082** in **JEE Advanced 2023** among 200,000 shortlisted candidates.
- Secured **All India Rank 954** (top 0.074%) in **JEE Mains 2023** out of 1.2 Million candidates.
- Awarded '**Outstanding Achievement in Academics**' for placing second overall in school in CBSE XII Boards. (2022-23)

Internship Experience

FPGA based Radar Signal Processing on a Zynq SoC  | Prof. Sumit J. Darak | IIT Delhi

(Apr'25 - Present)

Objective	• To accelerate classical and <b>deep-learning-aided</b> direction-of-arrival ( <b>DoA</b> ) estimation algorithms to evaluate performance–efficiency trade-offs in real-time <b>radar systems</b> on <b>Zynq-SoCs</b> ( <b>Pynq-Z2</b> and <b>ZCU111</b> ).
Approach	• Developed custom <b>HLS IPs</b> and integrated <b>PYNQ</b> drivers via <b>Vivado</b> block design using <b>AXI4</b> interfaces. • Implemented <b>MUSIC</b> and <b>ESPRIT</b> as <b>Vitis HLS</b> IPs with optimizations like <b>word-length tuning</b> . • Benchmarked HLS design pragmas ( <b>pipeline</b> , <b>unroll</b> , <b>array partitioning</b> , etc.) using <b>synthesis reports</b> . • Evaluated the performance of single vs double-precision float for <b>Doppler-separated targets</b> . • Integrated <b>deep neural networks</b> to boost DoA accuracy under coherent sources and array miscalibration. • Used <b>Integrated Logic Analyzers</b> (ILAs) to debug AXI transactions and verify correct dataflow on hardware.
Impact	• Achieved up to <b>4x acceleration</b> over NumPy in FPGA-accelerated matrix multiplication. • Created a <b>4-part YouTube tutorial</b> on HLS-to-PYNQ design flow and benchmarking. • Attained a <b>30x acceleration</b> over NumPy for reliable DoA estimation using MUSIC and ESPRIT.

Key Projects

Transistor-Level Duty Cycle Correction Circuit on Cadence Virtuoso | Prof. Chithra | IIT Kanpur

(May'25 - Jun'25)

Objective	• To design a <b>transistor-level CMOS</b> duty cycle correction circuit for <b>high-frequency</b> clock signals.
Approach	• Designed using <b>gpdk180</b> , with a XOR–delay–DFF loop and a bidirectional shift-register–based duty detector.
Impact	• Achieved <b>48–52%</b> corrected duty cycle for <b>0.5–1GHz</b> inputs with initial duty distortion between 30–70%.

Simulation of High-Efficiency Photodetectors in DEVSIM TCAD  | Prof. Rituraj | IIT Kanpur

(Dec'24-Mar'25)

Objective	• To simulate and analyze <b>single-photon avalanche diodes</b> (SPADs) targeting high EQE and low DCR at RT.
Approach	• Studied <b>quantum photonics</b> and <b>nanophotonics</b> literature to evaluate material/design strategies. • Implemented SPAD models in <b>DEVSIM TCAD</b> and analyzed IV behavior across configurations.
Impact	• Initiated integration of <b>avalanche modeling</b> into DEVSIM to support open source SPAD modeling.

Audio Classification and Signal Processing using Deep Learning  | Electrical Engineers' Association

(Dec'24-Feb'25)

- Built a **CNN** based model for deepfake audio detection using **MFCC** and **chroma features**, achieving **85%** accuracy.
- Tuned architectures and hyperparameters for robust classification under noise and speech variation.

DIGIWARE- Digital Design using Verilog HDL | Electrical Engineers' Association

(Dec'23-Jan'24)

- Designed and simulated digital systems in **Verilog HDL**, including a car parking system, alarm clock, and traffic controller.
- Learned **digital design** fundamentals and Verilog syntax through structured assignments and practical projects.

Technical Skills

Programming Languages	Libraries	Software
C , C++ , Python, Verilog HDL, L <sup>A</sup> T <sub>E</sub> X	Numpy, Pandas, Matplotlib, PyTorch, Scikit Learn	Xilinx Vitis, Vivado, Cadence Virtuoso, MATLAB, Devsim TCAD

Relevant Courses

\* -A (10/10) or equivalent # -PG level elective

Electronics & EE	Computer Science	Mathematics
Analog Electronics Chip-Based VLSI Design Spin-Electronic Devices#* Control Systems Introduction to Electronics	Data Structures and Algorithms Fundamentals of Computing Harvard's CS50x Machine Learning*	Probability & Statistics Complex Variables* Partial Differential Eqns Ordinary Differential Equations* Linear Algebra

Positions of Responsibility (PoRs) & Volunteering

- Academic Mentor** - Quantum Physics - Institute Counselling Service (ICS), IITK (2024-25 tenure).
- Secretary**, Debating Society, IIT Kanpur (2024-25 tenure).
- Volunteer**- National Service Scheme (NSS), IIT Kanpur - Vertical: Education (2023-24)