



# Lab 1



Accelerator:- Custom IP that offloads work from main CPU and does it separately in a FPGA and gives it back to the CPU to save time (CPU can parallelly do other computations)

Generate input data (random)




Send data to accelerator  
(PL)

using AXI DMA (MM2S)



Accelerator Processes data



Review processed data (PL to PS)

using AXI DMA (S2MM)



Verify & Print

AxI stream  $\rightarrow$   
like a conveyor  
belt.

Continuous stream of data

MM2S : memory mapped to  
stream  
(PS  $\rightarrow$  AXI stream)

S2MM : stream to memory  
mapped  
(AXI  $\rightarrow$  back to DDR)  
(PS)



TVALLA → Master clock

TREADY → Slave

Both need to be 1 for  
TDATA to flow.

(Handshaking)

TLAST → marks last data  
in a packet. (good for  
continuous data)

CPV → uses DDR (double data  
rate memory)  
[External RAM]

