Table of Contents

Introduction	3
Components	3
Latch	3
Truth Table	3
VHDL	3
Schematic	
Waveform	4
4:16 Decoder	4
Truth Table	4
VHDL	5
Schematic	
Waveform	5
Finite State Machine (FSM)	6
Truth Table	6
VHDL Code	
Schematic	
Waveform	7
ALU 1 – Problem Set 1	7
Table	7
VHDL Code	8
Schematic	9
Waveform	9
ALU 2 – Problem Set 2	9
Table	9
VHDL Code	10
Schematic	11
Waveform	11
ALU 3 – Problem Set 3	11
Table	11
VHDL Code	12
Schematic	13
Waveform	13
Conclusion	1/

Introduction

The objective of this lab is to design a simple general-purpose processor using a variety of components. Three different Arithmetic and Logic Unit's (ALU) will be created, and they will be used alongside latches, a 4-16 decoder, a Moore State Machine (FSM), and seven-segment displays (SSEG) in order to display the output. Every component will be tested prior to the implementation and will be explained in the report.

Components

Latch

The latch was used to store values of binary numbers and display them. When the latch is on, an output will be generated however when it is turned off (Resetn = 0), a value of null will be displayed, and all memory will be erased. Due to this, there will be a lag and a delay in the waveform. This can be seen at the start of the waveforms and once a cycle is fully complete, the outputs are correctly outputted. All waveforms will behave the same.

Truth Table

Customized Latch


A (Input)	Reset	Q	Action
1	0	0	-
1	1	1	Latch
0	0	0	-
0	1	1	Latch

Latch when Q=A

VHDL


```
LIBRARY ieee;
 2
     USE ieee.std logic 1164.all;
 4
    □ENTITY latch1 IS
 5
        PORT (A
                                : IN STD LOGIC VECTOR (7 DOWNTO 0);
 6
                Resetn, Clock : IN STD LOGIC;
 7
                                : OUT STD LOGIC VECTOR (7 DOWNTO 0));
 8
     END latch1;
 9
    □ARCHITECTURE Behavior OF latch1 IS
10
11
    BEGIN
12
   PROCESS (Resetn, Clock)
13
           BEGIN
14
   IF Resetn = '0' THEN
15
                 Q <= "00000000";
16
              ELSIF Clock'EVENT AND Clock='1' THEN
    17
                 Q <= A;
18
              END IF;
19
           END PROCESS;
    LEND Behavior;
20
```

Schematic



Waveform

The waveform shows how the latch works when Resetn = 1. When Resetn = 0, the output is simply zero which means the latch is off.



4:16 Decoder

The 4:16 decoder used in the lab is a component of a combinational circuit made from different gates which decodes n inputs and produces 2^n outputs. An enable signal allows the decoder to turn off/on. A 3:8 decoder was used to create the 4:16 decoder and the implementation is shown through the VHDL code shown below.

Truth Table

E	w_1	w_2	w_3	w_4	y_0	y_1	y_2	y_3	y_4	y_5	<i>y</i> ₆	y_7	<i>y</i> ₈	<i>y</i> ₉	<i>y</i> ₁₀	<i>y</i> ₁₁	<i>y</i> ₁₂	<i>y</i> ₁₃	<i>y</i> ₁₄	<i>y</i> ₁₅
1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
1	0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

VHDL

The code on the left is of a 3:8 decoder in which a package is created which will be used in the code on the right, which is the code of the 4:16 decoder.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
                                                                                             LIBRARY ieee;
USE ieee.std logic 1164.all;
     B PORT ( w : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    En : IN STD_LOGIC;
    y : OUT STD_LOGIC_VECTOR(0 TO 7));
END decoder;
                                                                                              USE work.decoder Package.all;
                                                                                            ■ENTITY decoder_4to16 IS
                                                                                           B PORT ( w1 : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
En1 : IN STD_LOGIC;
                                                                                                            y1 : OUT STD_LOGIC_VECTOR(0 TO 15));
                                                                                            END decoder_4to16;
    ⊟ARCHITECTURE Behavior OF decoder IS
          SIGNAL Enw : STD_LOGIC_VECTOR(3 DOWNTO 0);
                                                                                      10
12
                                                                                      11 MARCHITECTURE Behavior OF decoder 4to16 IS
13
                                                                                                  SIGNAL w_s : STD_LOGIC_VECTOR(2 DOWNTO 0);
SIGNAL y_r : STD_LOGIC_VECTOR(0 to 7);
SIGNAL w1_3 : STD_LOGIC;
                                                                                      12
14
15
           Enw <= En & w;
                                                                                      13
           14
16
                                                                                      15
17
18
                                                                                      16
                                                                                           ⊟BEGIN
                      "00000100" WHEN "1010",
"00001000" WHEN "1011",
"00010000" WHEN "1100",
"00100000" WHEN "1101",
"01000000" WHEN "1110",
"110000000" WHEN "1111",
                                                                                      17
18
                                                                                                  w1_3 <= w1(3);
w s(2 downto 0) <= w1(2 downto 0);
20
21
                                                                                      19
                                                                                                  stage : decoder PORT MAP (w s, En1, y r);
                                                                                      20
22
23
24
                                                                                      21
22
                                                                                                  PROCESS (w1_3)
                                                                                                      BEGIN
                      "00000000" WHEN OTHERS;
                                                                                      23
                                                                                                           IF (w1 \ 3 = "0") THEN
25
26
27
      END Behavior;
                                                                                                                y1(8 to 15) <= y_r;
y1(0 to 3) <= "0000";
y1(4 to 7) <= "0000";
                                                                                      24
      LIBRARY ieee;
                                                                                      25
                                                                                      26
28
29
    USE ieee.std_logic_1164.all;


□Package decoder Package is
                                                                                      27
30
31
32

    Component decoder
    PORT ( w : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    En : IN STD_LOGIC;
                                                                                                               y1(0 to 7) <= y_r;
y1(8 to 11) <= "0000";
y1(12 to 15) <= "0000";
                                                                                      29
     END Component;
                                                                                      30
                               : OUT STD_LOGIC_VECTOR(0 TO 7));
33
                                                                                      31
                                                                                                  END PROCESS;
      end decoder_Package;
                                                                                             END Behavior;
```


3:8 Decoder

4:16 Decoder

Schematic







Finite State Machine (FSM)

The FSM is used in the lab to produce outputs of various different states along with the student ID. This happens every time the clock is on a rising edge. Whenever a data input is 1, the next state will be considered for the output.

Truth Table


Present State	Next	State	Out	put
(s_n)	w=0	w=1	Student ID	Current State
s_0	s_0	S_4	0101 [5]	0000 [0]
s_4	\mathcal{S}_4	s_3	0000 [0]	0100 [4]
s_3	s_3	s_2	0000 [0]	0011 [3]
s_2	s_2	s_1	1001 [9]	0010 [2]
s_1	s_1	s_8	0101 [5]	0001 [1]
<i>S</i> ₈	<i>S</i> ₈	S ₇	0011 [3]	1000 [8]
S_7	S ₇	s_6	0100 [4]	0111 [7]
<i>S</i> ₆	<i>S</i> ₆	s_5	0111 [7]	0110 [6]
s_5	s_5	s_0	0001 [1]	0101 [5]

VHDL Code

```
LIBRARY ieee;
           USE ieee.std_logic_l164.all;
        PORT ( clk, data_in, reset : IN STD_LOGIC;
                           student id : OUT STD LOGIC_VECTOR(3 DOWNTO 0);
current_state : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
                     student_id
           END ENTITY;
      ☐ARCHITECTURE Behavior of fsm IS
              type state_type is (s0, s1, s2, s3, s4, s5, s6, s7, s8);
signal yfsm : state_type;
11
13
14
       BEGIN
15
16
            pl: process(clk, reset)
BEGIN
17
18
                       if reset = '1' then
      F
                              vfsm <= s0;
                         else if (clk'EVENT AND clk = '1') then
                          case yfsm is


when s0 => if data_in = 'l' then yfsm <= s1; else yfsm <= s0; end if;
when s1 => if data_in = 'l' then yfsm <= s2; else yfsm <= s1; end if;
when s2 => if data_in = 'l' then yfsm <= s3; else yfsm <= s2; end if;
when s3 => if data_in = 'l' then yfsm <= s4; else yfsm <= s3; end if;
when s4 => if data_in = 'l' then yfsm <= s4; else yfsm <= s4; end if;
20
21
22
23
24
25
                                    when s4 => if data_in = 'l' then yfsm <= s5; else yfsm <= s4; end if; when s5 => if data_in = 'l' then yfsm <= s6; else yfsm <= s5; end if; when s6 => if data_in = 'l' then yfsm <= s7; else yfsm <= s6; end if; when s7 => if data_in = 'l' then yfsm <= s8; else yfsm <= s7; end if; when s8 => if data_in = 'l' then yfsm <= s0; else yfsm <= s8; end if; dcss:
26
27
29
                         end case;
end if;
31
32
                          end if;
33
               end process pl;
35
36
              p2: process(yfsm)
37
38
                         case yfsm is
                                    when s0 => student id <= "0101";
39
40
                                    current_state <= "00000";
                                    when sl => student id <= "0000";
                                   current_state <= "0001";
                                   when s2 => student_id <= "0000";
42
43
                                  current_state <= "0010";
44
45
                                   when s3 => student_id <= "1001";
                                  current_state <=
46
47
48
49
50
51
                                    when s4 => student_id <= "0101";
current state <= "0100";</pre>
                                    when s5 => student_id <= "0011";
                                   current_state <= "0101";
when s6 => student_id <= "0100";
                                   current_state <= "0110";
when s7 => student_id <= "0111";</pre>
                                    current_state <= "0111";
when s8 => student_id <= "0001";</pre>
53
55
                                    current_state <= "1000";
                end process p2;
        LEND Behavior;
```

Schematic



Waveform

When the clock is on a rising edge and the data input is 1, the current state changes. When reset is high, the current state goes back to the initial current state and continues from there.



ALU 1 - Problem Set 1

When making ALU 1, we have used two latches will store numbers A and B, which will be 34 and 71. An FSM that works on rising edge clock pulse will output my student ID which is 500953471 one digit a time. The current state output from the FSM will go into the decoder. Then, the outputs of all these components will go into the ALU and a series of functions will be performed and displayed onto seven-segment displays (SSEG). The output will be divided into 2 parts, the first four bits and the last four.


*Table*This table shows the microcode's generated after the boolean operations are completed.


Function #	A (34)	B (71)	Boolean Operation	Result
1	0010 0010	0100 0111	Sum (A, B)	0110 1001
2	0010 0010	0100 0111	Diff (A, B)	-010 0101
3	0010 0010	0100 0111	NOT (A)	1101 1101
4	0010 0010	0100 0111	NAND(A, B)	1111 1101
5	0010 0010	0100 0111	NOR (A, B)	0001 1000
6	0010 0010	0100 0111	AND(A, B)	0000 0010
7	0010 0010	0100 0111	OR (A, B)	0110 0111
8	0010 0010	0100 0111	XOR (A, B)	0110 0101
9	0010 0010	0100 0111	XNOR (A, B)	1001 1010

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
use IEEE.NUMERIC_STD.ALL;
              ⊟entity ALU1 is
                          port (Clock : in std_logic;
A, B : in unsigned(7 downto 0);
student_id : in unsigned(3 downto 0);
OP : in unsigned(15 downto 0);
Neg : out std logic;
R1 : out unsigned(3 downto 0);
 11
 12
13
14
15
                      end ALU1;
              Marchitecture calculation of ALU1 is
 16
                           signal Reg1, Reg2, Result : unsigned(7 downto 0) := (others => '0');
signal Reg4 : unsigned(0 to 7);
20
21
              ⊟begin
                            Reg1 <= A;
Reg2 <= B;
process(Clock, OP)
begin
22
23
24
25
26
27
28
29
30
                                                               if (rising edge (Clock)) THEN
                                                                         (rising edge (Clock)) THEN
case OP is
WHEN "00000000000000001" => Result <= (A+B); Neg <= '0';
WHEN "00000000000000001" => if A>B then Result <= (A-B); Neg <= '0'; else Result <= (B-A); Neg <= '1'; end if;
WHEN "00000000000000010" => Result <= not (A); Neg <= '0'; if (not A)<0 then neg <= '1'; end if;
WHEN "0000000000001000" => Result <= A nend B; if (A nend B)<0 then neg <= '1'; end if;
WHEN "0000000000100000" => Result <= A nor B; if (A nor B)<0 then neg <= '1'; end if;
WHEN "000000000100000" => Result <= (A and B); if (A and B)<0 then neg <= '1'; end if;
WHEN "00000000100000" => Result <= (A or B); if (A or B)<0 then neg <= '1'; end if;
WHEN "00000001000000" => Result <= (A xor B); if (A xor B)<0 then neg <= '1'; end if;
WHEN "00000001000000" => Result <= (A xor B); if (A xor B)<0 then neg <= '1'; end if;
WHEN "00000010000000" => Result <= (A xor B); if (A xor B)<0 then neg <= '1'; end if;
WHEN "00000010000000" => Result <= (A xor B); if (A xor B)<0 then neg <= '1'; end if;</pre>
WHEN OTHERS => Result <= Null;
 31
32
33
34
35
                                                                                      WHEN OTHERS => Result <= Null ;
 36
37
38
39
                                          end process ;
                             R1 <= Result(3 downto 0);
R2 <= Result(7 downto 4);
 40
```

The SSEG that was used is as follows:

```
LIBRARY ieee ;
     USE ieee.std logic 1164.all;
 3
   ⊟ENTITY sseg IS
 5
   □ PORT ( bcd
                             : IN STD LOGIC VECTOR(3 DOWNTO 0);
 6
                            : IN STD LOGIC ;
 7
             signled, leds : OUT STD_LOGIC_VECTOR(0 TO 6) );
     END sseg;
 8
 9
10
   □ARCHITECTURE Behaviour OF sseg IS
11
        SIGNAL negvec : STD LOGIC VECTOR(3 DOWNTO 0) ;
12
   ⊟BEGIN
        p1 : PROCESS ( bcd )
13
   BEGIN
14
           CASE bcd IS
15
                                  -- abcdefg
   WHEN "0000" => leds <= "11111110" ;
16
              WHEN "0001" => leds <= "0110000"
17
              WHEN "0010" => leds <= "1101101"
18
              WHEN "0011" => leds <= "1111001"
19
              WHEN "0100" => leds <= "0110011"
20
              WHEN "0101" => leds <= "1011011"
21
              WHEN "0110" => leds <= "1011111"
22
              WHEN "0111" => leds <= "1110000"
23
              WHEN "1000" => leds <= "11111111"
24
              WHEN "1001" => leds <= "1111011"
2.5
              WHEN "1010" => leds <= "1110111";
26
              WHEN "1011" => leds <= "11111111"
27
              WHEN "1100" => leds <= "1001110"
28
              WHEN "1101" => leds <= "11111110"
29
30
              WHEN "1110" => leds <= "1001111";
31
              WHEN "1111" => leds <= "1000111";
32
           END CASE:
33
           END PROCESS p1;
34
35
    p2 : PROCESS (neg)
        BEGIN
36
37
        negvec(0) \le neg;
38
           CASE negvec IS
             WHEN "0001" => signled <= "0000001";
39
              WHEN OTHERS => signled <= "00000000";
40
41
           END CASE;
           END PROCESS p2;
42
     END Behaviour;
```





ALU 2 – Problem Set 2

This is similar to ALU 1 as it is modified to implement the functions in problem set 2.


Table

Function #	A (34)	B (71)	Operation/Function	Result
1	0010 0010	0100 0111	Replace odd bits of A with odd bits of B	0000 0010
2	0010 0010	0100 0111	00 0111 Produce the result of NANDing A and B	
3	0010 0010	0100 0111	0 0111 Calculate the summation of A and B and	
			decrease it by 5	
4	0010 0010	0100 0111	Produce the 2's complement of B	
5	0010 0010	0100 0111	Invert the even bits of B	
6	0010 0010	0100 0111	Shift A to left by 2 bits, input bit= 1 (SHL)	1000 1011
7	0010 0010	0100 0111	Produce null on the output	0000 0000
8	0010 0010	0100 0111	Produce 2's complement of A	1101 1110
9	0010 0010	0100 0111	Rotate B to right by 2 bits (ROR)	1101 0001


```
1 library IEEE;
2
     use IEEE.STD_LOGIC_1164.ALL;
3
     use IEEE.STD LOGIC UNSIGNED.ALL;
    use IEEE.NUMERIC_STD.ALL;
6 ⊟entity ALU2 is
   port ( Clock
                         : in std logic;
               A. B
                         : in unsigned(7 downto 0);
               student_id : in unsigned(3 downto 0);
9
                      : in unsigned(15 downto 0);
10
               OP
11
               Neg
                         : out std_logic;
12
               R1
                         : out unsigned(3 downto 0);
13
               R2
                         : out unsigned(3 downto 0));
14
     end ALU2;
15
16
    ⊟architecture calculation of ALU2 is
17
       signal Reg1, Reg2, Result : unsigned(7 downto 0) := (others => '0');
18
                                : unsigned(0 to 7);
        signal Reg4
19
20 ⊟begin
21
        Reg1 <= A;
        Reg2 <= B;
22
23 ⊟
           process(Clock, OP)
24
   begin
25
                 if(rising_edge(Clock)) THEN
26
   case OP is
                       WHEN "0000000000000001" =>
27
28
                          Result(0) \leftarrow A(0);
29
                          Result(1) <= B(1);
30
                          Result(2) <= A(2);
31
                          Result(3) \leq B(3);
32
                          Result(4) <= A(4);
33
                          Result(5) <= B(5);
34
                          Result(6) <= A(6);
                          Result(^{7}) <= B(^{7});
35
36
                       WHEN "000000000000010" =>
                          Result <= (A nand B);
37
38
                       WHEN "0000000000000100" =>
39
                         Result \leq (A + B) - 5;
40
                       WHEN "000000000001000" =>
41
                          Result <= not(B) + "00000001";
42
                       WHEN "000000000010000" =>
43
                          Result(0) <= B(0);
44
                          Result(1) <= B(1);
45
                          Result(2) <= NOT B(2);
46
                          Result(3) \leq B(3);
47
                          Result(4) \leq NOT B(4);
48
                          Result(5) \leq B(5);
                          Result(6) \leq NOT B(6);
49
                          Result(7) <= B(7);
50
 51
                              WHEN "000000000100000" =>
                                  Result(0) <= '1';
Result(1) <= '1';
 52
 53
 54
                                  Result(2) \leq A(0);
 55
                                  Result(3) \leq A(1);
 56
                                  Result(4) \leq A(2);
 57
                                  Result(5) \leq A(3);
                                  Result(6) <= A(4);
Result(7) <= A(5);
 58
 59
                              WHEN "000000001000000" =>
 60
                                  Result <= "00000000";
 61
                              WHEN "0000000010000000" =>
 62
                                  Result <= not(A) + "00000001";
 63
                              WHEN "0000000100000000" =>
 64
 65
                                  Result(0) <= B(2);
 66
                                  Result(1) <= B(3);
 67
                                  Result(2) <= B(4);
                                  Result(3) <= B(5);
 68
 69
                                  Result(4) <= B(6);
 70
                                  Result(5) <= B(7);
 71
                                  Result(6) \leq B(0);
 72
                                  Result(7) \leq B(1);
 73
                              WHEN OTHERS => Result <= Null ;
 74
                           end case;
                       end if ;
 75
 76
                end process ;
 77
            R1 <= Result(3 downto 0);
R2 <= Result(7 downto 4);
 78
 79
        end calculation;
```

Note: Same SSEG that was used in problem set 1 was used here.

Schematic



Waveform



ALU 3 - Problem Set 3

ALU 1 is again modified again to implement the function assigned in problem set 3. I was assigned function C which was:

"For each microcode instruction, display 'y' if the FSM output (student_id) had an odd parity and 'n' otherwise"

Table

Student_ID	Number of 1s	Parity	Display
0101 [5]	2	Even	1110110 [n]
0000 [0]	0	Even	1110110 [n]
0000 [0]	0	Even	1110110 [n]
1001 [9]	2	Even	1110110 [n]
0101 [5]	2	Even	1110110 [n]
0011 [3]	2	Even	1110110 [n]
0100 [4]	1	Odd	0111011 [y]

0111 [7]	3	Odd	0111011 [y]
0001 [1]	1	Odd	0111011 [y]


VHDL Code

```
library IEEE;
      use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
     use IEEE.NUMERIC_STD.ALL;
    ⊟entity ALU3 is
       port ( Clock
                            : in std logic;
 8
                 A, B
                             : in unsigned (7 downto 0);
                 student_id : in unsigned(3 downto 0);
                             : in unsigned(15 downto 0);
10
                 OP
                             : out std_logic_vector(3 downto 0));
11
                 yn
    end ALU3;
12
13
14
    ⊟architecture calculation of ALU3 is
                                      : unsigned(7 downto 0);
         signal Reg1, Reg2
15
16
         signal parity
                                      : std_logic;
                                      : std_logic_vector(3 downto 0);
17
         signal student
18
19
    ⊟begin
20
         Reg1 <= A;
21
         Reg2 <= B;
         student <= std_logic_vector(student_id);
parity <= student(0) xor student(1) xor student(2) xor student(3);</pre>
22
23
24
    Ė
            process(Clock, OP)
25
                begin
26
    Ė
                   if(rising edge(Clock)) THEN
27
                       case OP is
    28
                          WHEN "0000000000000001" =>
                             if parity = '1'
29
                                then yn <= "0001";
30
    Ė
                             else yn <= "0000";
31
    end if;
32
33
                          WHEN "0000000000000010" =>
                             if parity = '1'
34
                             then yn <= "0001";
else yn <= "0000";
35
    36
    37
                             end if:
                          WHEN "0000000000000100" =>
38
39
                             if parity = '1'
40
    ė
                                then yn <= "0001";
                             else yn <= "0000";
41
    42
                             end if;
43
                          WHEN "000000000001000" =>
44
                              if parity = '1'
45
   Ė
                                then yn <= "0001";
46
    else yn <= "0000";
47
                             end if;
              48
                                       WHEN "000000000010000" =>
              49
                                          if parity = '1'
                                          then yn <= "0001";
else yn <= "0000";
                  Ė
              51
                  52
                                          end if;
              53
                                       WHEN "000000000100000" =>
              54
55
                                          if parity = '1'
   then yn <= "0001";
else yn <= "0000";</pre>
                  Ė
              56
57
58
                  end if;
                                       WHEN "000000001000000" =>
              59
                                          if parity = '1'
                                          then yn <= "00001";
else yn <= "0000";
              60
                  Ė
              61
                  62
                                          end if;
              63
                                       WHEN "0000000010000000" =>
              64
                                          if parity = '1'
              65
                                             then yn <= "0001";
                                          else yn <= "0000";
              66
                  67
                                          end if;
                                       WHEN "0000000100000000" =>
              68
                                          if parity = '1'
              69
                                          then yn <= "0001";
else yn <= "0000";
              70
                  71
                  72
                                          end if:
              73
                                       WHEN OTHERS => yn <= Null ;
              74
                                    end case;
              75
                                end if ;
              76
                          end process;
                   end calculation;
```


Note: Same SSEG as ALU1 was used in addition to a modified version of the SSEG was used and the code of the modified one is as follows:

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
3
 4
    □ENTITY ssegALU3 IS
 5
   PORT ( bcd
                                : IN STD LOGIC VECTOR(3 DOWNTO 0);
                 leds
                      : OUT STD LOGIC VECTOR(0 TO 6) ) ;
     END ssegALU3;
 8
 9
   □ARCHITECTURE Behaviour OF sseqALU3 IS
10
   FBEGIN
         p1 : PROCESS ( bcd )
11
   12
   |
         BEGIN
13
            CASE bcd IS
                                       -- abcdefg
               WHEN "0000" => leds <= "1110110";
WHEN "0001" => leds <= "0111011";
14
15
16
               WHEN OTHERS => leds <= null ;
17
            END CASE;
18
            END PROCESS p1;
19
20
21
      END Behaviour ;
```

Schematic



Waveform



Conclusion

Upon the completion of the lab, I have learned how to create a simple general processing unit using many different components. In addition, the ability to test each component separately was also gained as we had to match the output of the first component to the input of the second component to ensure its functionality. This lab provides an overall understanding of the entire course and allowed us to use all previous knowledge gained and apply it to this specific lab. Finally, we have been taught how to create a simple processor which can further be used for multiple devices.