

# Computer Organization

## Assignment 2


Sambit Sahoo (22277)

---

### Q1 - Multiply a 4-bit input by 2

```
Assignment_2 > q1 > ≡ a1.v
1  module multby2 (input [3:0] a, output [4:0] y);
2      assign y[4] = a[3];
3      assign y[3] = a[2];
4      assign y[2] = a[1];
5      assign y[1] = a[0];
6      assign y[0] = 1'b0;
7  endmodule
```

```
Assignment_2 > q1 > ≡ a1.v
9  module a1_tb();
10
11      reg [3:0] A;
12      wire [4:0] Y;
13
14      multby2 m2 (A, Y);
15
16      initial begin
17          $dumpfile("a1_tb.vcd");
18          $dumpvars(0, a1_tb);
19
20          A = 4'b0000; #10;
21          A = 4'b0001; #10;
22          A = 4'b1010; #10;
23          A = 4'b0101; #10;
24
25      end
26
27  endmodule
```




### Q2 - 4-to-2 encoder and 2- to-4 decoder

```
Assignment_2 > q2 > ≡ a2_encoder.v
1  module encoder4to2 (input [3:0] a, output [1:0] o);
2      assign o[1] = ~a[3] & a[2] & ~a[1] & ~a[0] | a[3] & ~a[2] & ~a[1] & ~a[0];
3      assign o[0] = a[3] & ~a[2] & ~a[1] & ~a[0] | ~a[3] & ~a[2] & a[1] & ~a[0];
4  endmodule
```

```

6  module a2_encoder_tb();
7
8      reg [3:0] A;
9      wire [1:0] O;
10
11      encoder4to2 E2 (A, O);
12
13      initial begin
14          $dumpfile("a2_encoder_tb.vcd");
15          $dumpvars(0, a2_encoder_tb);
16
17          A = 4'b0001; #10;
18          A = 4'b0010; #10;
19          A = 4'b0100; #10;
20          A = 4'b1000; #10;
21      end
22
23  endmodule

```



Assignment\_2 > q2 > a2\_decoder.v

```

1  module decoder2to4 (input [1:0] a, output [3:0] o);
2      assign o[0] = ~a[1] & ~a[0];
3      assign o[1] = ~a[1] & a[0];
4      assign o[2] = a[1] & ~a[0];
5      assign o[3] = a[1] & a[0];
6  endmodule


```

Assignment\_2 > q2 > a2\_decoder.v

```

7
8  module a2_decoder_tb();
9      reg [1:0] A;
10     wire [3:0] O;
11
12     decoder2to4 D2 (A, O);
13
14     initial begin
15         $dumpfile("a2_decoder_tb.vcd");
16         $dumpvars(0, a2_decoder_tb);
17
18         A = 2'b00; #10;
19         A = 2'b01; #10;
20         A = 2'b10; #10;
21         A = 2'b11; #10;
22     end
23
24 endmodule

```



### Q3- 8-to-1 multiplexer using a case statement

```


Assignment_2 > q3 > a3.v
5
6 module mymux8to1 (input [7:0] a, input [2:0] s, output reg o);
7     always @(*) begin
8         case(s)
9             3'b000: o = a[0];
10            3'b001: o = a[1];
11            3'b010: o = a[2];
12            3'b011: o = a[3];
13            3'b100: o = a[4];
14            3'b101: o = a[5];
15            3'b110: o = a[6];
16            3'b111: o = a[7];
17            default: o = 1'b0;
18        endcase
19    end
20 endmodule

```

```

Assignment_2 > q3 > a3.v
25
26 module a3_tb();
27     reg [7:0] a;
28     reg [2:0] s;
29     wire o;
30
31     mymux8to1 mux1 (a, s, o);
32
33
34     initial begin
35         $dumpfile("a3_tb.vcd");
36         $dumpvars(0, a3_tb);
37
38         a = 8'b00010011; s = 3'b000; #10;
39         a = 8'b10010011; s = 3'b001; #10;
40         a = 8'b01010011; s = 3'b010; #10;
41         a = 8'b01110001; s = 3'b011; #10;
42         a = 8'b00010011; s = 3'b100; #10;
43         a = 8'b10010001; s = 3'b101; #10;
44     end
45 endmodule

```




#### Q4 - 8-to-3 priority encoder using the if else statement

Assignment\_2 > q4 > a4.v

```
1  module mypriorityencoder (  
2      input  [7:0] a,  
3      output reg v,  
4      output reg [2:0] o  
5  );  
6      always @(*) begin  
7          if (a[7] == 1'b1) begin  
8              o = 3'b111;  
9              v = 1'b1;  
10         end  
11         else if (a[6] == 1'b1) begin  
12             o = 3'b110;  
13             v = 1'b1;  
14         end  
15         else if (a[5] == 1'b1) begin  
16             o = 3'b101;  
17             v = 1'b1;  
18         end  
19         else if (a[4] == 1'b1) begin  
20             o = 3'b100;  
21             v = 1'b1;  
22         end
```

```
23         else if (a[3] == 1'b1) begin  
24             o = 3'b011;  
25             v = 1'b1;  
26         end  
27         else if (a[2] == 1'b1) begin  
28             o = 3'b010;  
29             v = 1'b1;  
30         end  
31         else if (a[1] == 1'b1) begin  
32             o = 3'b001;  
33             v = 1'b1;  
34         end  
35         else if (a[0] == 1'b1) begin  
36             o = 3'b000;  
37             v = 1'b1;  
38         end  
39         else begin  
40             o = 3'b000;  
41             v = 1'b0;  
42         end  
43     end  
44 endmodule
```

```
47 module a4_tb();  
48     reg [7:0] a;  
49     wire [2:0] o;  
50     wire v;  
51  
52     mypriorityencoder PE1 (a, v, o);  
53  
54     initial begin  
55         $dumpfile("a4_tb.vcd");  
56         $dumpvars(0, a4_tb);  
57  
58         a = 8'b00000010; #10;  
59         a = 8'b00001000; #10;  
60         a = 8'b00010101; #10;  
61         a = 8'b01111111; #10;  
62         a = 8'b11111111; #10;  
63         a = 8'b00100000; #10;  
64         a = 8'b00000000; #10;  
65  
66     end  
67 endmodule
```



## Q5- 4-bit Carry Look-Ahead Adder

```


Assignment_2 > q5 > a5.v
26 module a5_tb();
27     reg [3:0] a, b;
28     reg cin;
29     wire [3:0] s;
30     wire cout;
31
32     myCLA4bit uut (.a(a),.b(b),.cin(cin),.s(s),.cout(cout));
33
34     initial begin
35         $dumpfile("a5_tb.vcd");
36         $dumpvars(0, a5_tb);
37
38         a = 4'b0000; b = 4'b0000; cin = 0; #10;
39         a = 4'b0001; b = 4'b0010; cin = 0; #10;
40         a = 4'b0101; b = 4'b0011; cin = 0; #10;
41         a = 4'b0111; b = 4'b1000; cin = 1; #10;
42         a = 4'b1111; b = 4'b0001; cin = 0; #10;
43         a = 4'b1010; b = 4'b1010; cin = 1; #10;
44         a = 4'b1111; b = 4'b1111; cin = 1; #10;
45     end
46 endmodule

```

```

Assignment_2 > q5 > a5.v
1  module myCLA4bit (input [3:0] a, input [3:0] b, input cin, output [3:0] s, output cout);
2      wire [3:0] g, p;
3      wire [2:0] c;
4      assign g[0] = a[0] & b[0];
5      assign g[1] = a[1] & b[1]; // g = a&b;
6      assign g[2] = a[2] & b[2];
7      assign g[3] = a[3] & b[3];
8
9      assign p[0] = a[0] ^ b[0];
10     assign p[1] = a[1] ^ b[1];
11     assign p[2] = a[2] ^ b[2]; // p = a^b;
12     assign p[3] = a[3] ^ b[3];
13
14     assign c[0] = g[0] | (p[0] & cin);
15     assign c[1] = g[1] | (p[1] & g[0]) | (p[1] & p[0] & cin);
16     assign c[2] = g[2] | (p[2] & g[1]) | (p[2] & p[1] & g[0]) | (p[2] & p[1] & p[0] & cin);
17
18     assign cout = g[3] | (p[3] & g[2]) | (p[3] & p[2] & g[1]) | (p[3] & p[2] & p[1] & g[0]) | (p[3] & p[2] & p[1] & p[0] & cin);
19
20     assign s[0] = p[0] ^ cin;
21     assign s[1] = p[1] ^ c[0];
22     assign s[2] = p[2] ^ c[1];
23     assign s[3] = p[3] ^ c[2];
24 endmodule

```



## Q6- 4-bit Wallace Tree Multiplier

Assignment\_2 > q6 > a6.v

```

1  module myhalfadder (input a, input b, output reg sum, output reg carry);
2      always @(*) begin
3          sum = a ^ b;
4          carry = a & b;
5      end
6  endmodule
7
8  module myfulladder (input a, input b, input cin, output reg sum, output reg carry);
9      always @(*) begin
10         sum = a ^ b ^ cin;
11         carry = (a & b) | (b & cin) | (a & cin);
12     end
13 endmodule
14

```

Assignment\_2 > q6 > a6.v

```

15 module myWTM4bit (input [3:0] a, input [3:0] b, output [7:0] o);
16     wire [15:0] w;
17     wire s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12;
18     wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12;
19
20     assign w[0] = a[0] & b[0];
21     assign w[1] = a[1] & b[0];
22     assign w[2] = a[0] & b[1];
23     assign w[3] = a[2] & b[0];
24     assign w[4] = a[1] & b[1];
25     assign w[5] = a[0] & b[2];
26     assign w[6] = a[3] & b[0];
27     assign w[7] = a[2] & b[1];
28     assign w[8] = a[1] & b[2];
29     assign w[9] = a[0] & b[3];
30     assign w[10] = a[3] & b[1];
31     assign w[11] = a[2] & b[2];
32     assign w[12] = a[1] & b[3];
33     assign w[13] = a[3] & b[2];
34     assign w[14] = a[2] & b[3];
35     assign w[15] = a[3] & b[3];
36

```

```

37 myhalfadder HA1 (.a(w[6]), .b(w[7]), .sum(s1), .carry(c1));
38 myhalfadder HA2 (.a(w[10]), .b(w[11]), .sum(s2), .carry(c2));
39 myfulladder FA4 (.a(w[8]), .b(w[9]), .cin(s1), .sum(s4), .carry(c4));
40 myfulladder FA5 (.a(s2), .b(c1), .cin(w[12]), .sum(s5), .carry(c5));
41 myfulladder FA6 (.a(w[13]), .b(w[14]), .cin(c2), .sum(s6), .carry(c6));
42
43
44 myhalfadder HA3 (.a(w[3]), .b(w[4]), .sum(s3), .carry(c3));
45 myhalfadder HA7 (.a(w[1]), .b(w[2]), .sum(s7), .carry(c7));
46 myfulladder FA8 (.a(s3), .b(c7), .cin(w[5]), .sum(s8), .carry(c8));
47 myfulladder FA9 (.a(c3), .b(s4), .cin(c8), .sum(s9), .carry(c9));
48 myfulladder FA10 (.a(c9), .b(s5), .cin(c4), .sum(s10), .carry(c10));
49 myfulladder FA11 (.a(c10), .b(s6), .cin(c5), .sum(s11), .carry(c11));
50 myfulladder FA12 (.a(c6), .b(c11), .cin(w[15]), .sum(s12), .carry(c12));
51
52 assign o[0] = w[0];
53 assign o[1] = s7;
54 assign o[2] = s8;
55 assign o[3] = s9;
56 assign o[4] = s10;
57 assign o[5] = s11;
58 assign o[6] = s12;
59 assign o[7] = c12;
60 endmodule
61

```

```

62 module a6_tb();
63     reg [3:0] a, b;
64     wire [7:0] o;
65
66     myWTM4bit w (
67         .a(a),
68         .b(b),
69         .o(o)
70     );
71
72     initial begin
73         $dumpfile("a6_tb.vcd");
74         $dumpvars(0, a6_tb);
75         a = 4'b1001; b = 4'b0110; #10;
76         a = 4'b1111; b = 4'b1111; #10;
77         a = 4'b0111; b = 4'b0011; #10;
78         a = 4'b1100; b = 4'b0101; #10;
79         a = 4'b0001; b = 4'b1111; #10;
80         a = 4'b1110; b = 4'b0001; #10;
81         a = 4'b1010; b = 4'b0101; #10;
82         a = 4'b1000; b = 4'b1000; #10;
83         a = 4'b0110; b = 4'b0110; #10;
84         a = 4'b1111; b = 4'b0000; #10;
85
86     end
87 endmodule

```

