

Data sheet acquired from Harris Semiconductor SCHS185C

September 1997 - Revised October 2003

High-Speed CMOS Logic Dual Decade Ripple Counter

Features

- Two BCD Decade or Bi-Quinary Counters
- One Package Can Be Configured to Divide-by-2, 4, 5,10, 20, 25, 50 or 100
- Two Master Reset Inputs to Clear Each Decade Counter Individually
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range ...-55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility,
 V_{II} = 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, $I_I \le 1 \mu A$ at V_{OL} , V_{OH}

Description

The CD74HC390 and 'HCT390 dual 4-bit decade ripple counters are high-speed silicon-gate CMOS devices and are pin compatible with low-power Schottky TTL (LSTTL). These devices are divided into four separately clocked sections. The counters have two divide-by-2 sections and two divide-by-5 sections. These sections are normally used in a BCD decade or bi-quinary configuration, since they share a common master reset (nMR). If the two master reset inputs (1MR and 2MR) are used to simultaneously clear all 8 bits of the counter, a number of counting configurations are possible within one package. The separate clock inputs ($n\overline{CP0}$ and $n\overline{CP1}$) of each section allow ripple counter or frequency division applications of divide-by-2, 4. 5, 10, 20, 25, 50 or 100. Each section is triggered by the High-to-Low transition of the input pulses ($n\overline{CP0}$ and $n\overline{CP1}$).

For BCD decade operation, the nQ0 output is connected to the n $\overline{CP1}$ input of the divide-by-5 section. For bi-quinary decade operation, the nO3 output is connected to the n $\overline{CP0}$ input and nQ₀ becomes the decade output.

The master reset inputs (1MR and 2MR) are active-High asynchronous inputs to each decade counter which operates on the portion of the counter identified by the "1" and "2" prefixes in the pin configuration. A High level on the nMR input overrides the clock and sets the four outputs Low.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HCT390F3A	-55 to 125	16 Ld CERDIP
CD74HC390E	-55 to 125	16 Ld PDIP
CD74HC390M	-55 to 125	16 Ld SOIC
CD74HC390MT	-55 to 125	16 Ld SOIC
CD74HC390M96	-55 to 125	16 Ld SOIC
CD74HCT390E	-55 to 125	16 Ld PDIP
CD74HCT390M	-55 to 125	16 Ld SOIC
CD74HCT390MT	-55 to 125	16 Ld SOIC
CD74HCT390M96	-55 to 125	16 Ld SOIC


NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

Pinout

CD54HCT390 (CERDIP) CD74HC390, CD74HCT390 (PDIP, SOIC) TOP VIEW

1CP0	1		16	vcc
1MR	2		15	2CP0
1Q ₀	3		14	2MR
1CP1	4		13	2Q0
1Q ₁	5		12	2CP1
1Q ₂	6		11	2Q ₁
1Q ₃	7		10	2Q ₂
GND	8		9	2Q ₃

Functional Diagram



TRUTH TABLE

INF	PUTS	
СР	MR	ACTION
1	L	No Change
\	L	Count
Х	Н	All Qs Low

BCD COUNT SEQUENCE FOR 1/2 THE 390

		OUTI	PUTS	
COUNT	Q0	Q1	Q2	Q3
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н


Output nQ0 connected to $n\overline{CP1}$ with counter input on $n\overline{CP0}$.

B-QUINARY COUNT SEQUENCE FOR 1/2 THE 390

		OUTI	PUTS	
COUNT	Q0	Q1	Q2	Q3
0	L	L	L	L
1	L	Н	L	L
2	L	L	Н	L
3	L	Н	Н	L
4	L	L	L	Н
5	Н	L	L	L
6	Н	Н	Н	L
7	Н	L	Н	L
8	Н	Н	Н	L
9	Н	L	L	Н

Output nQ3 connected to $n\overline{CP0}$ with counter input on $n\overline{CP1}$.

$$[\]label{eq:hamiltonian} \begin{split} H &= \text{High Voltage Level}, \, L = \text{Low Voltage Level}, \, X = \text{Don't Care}, \\ \uparrow &= \text{Transition from Low to High Level}, \, \downarrow = \text{Transition from High to Low}. \end{split}$$



Absolute Maximum Ratings

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)
E (PDIP) Package	. 67
M (SOIC) Package	
Maximum Junction Temperature	150 ^o C
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

Operating Conditions

Temperature Range (T _A)55°C to 125°C
Supply Voltage Range, V _{CC}
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V _I , V _O
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

		TE: CONDI		V _{CC}		25°C		-40°C 1	O 85°C	-55°C T	O 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(S)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS	
HC TYPES													
High Level Input	V _{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	V	
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V	
				6	4.2	-	-	4.2	-	4.2	-	V	
Low Level Input	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V	
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V	
				6	-	-	1.8	-	1.8	-	1.8	V	
High Level Output	VoH	V _{OH} V _{IH} or V _{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V	
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V	
OWOO LOAGS			-0.02	6	5.9	-	-	5.9	-	5.9	-	V	
High Level Output	7		-	-	-	-	-	-	-	-	-	V	
Voltage TTL Loads					-4	4.5	3.98	-	-	3.84	-	3.7	-
TTE LOGUS			-5.2	6	5.48	-	-	5.34	-	5.2	-	V	
Low Level Output	V _{OL}	V _{IH} or V _{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V	
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V	
OWIGO Edads			0.02	6	-	-	0.1	-	0.1	-	0.1	V	
Low Level Output	7		-	-	-	-	-	-	-	-	-	V	
Voltage TTL Loads				4	4.5	-	-	0.26	-	0.33	-	0.4	V
I I L Loads			5.2	6	-	-	0.26	-	0.33	-	0.4	V	
Input Leakage Current	IĮ	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μΑ	
Quiescent Device Current	lcc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μΑ	

DC Electrical Specifications (Continued)

		TE: CONDI	_	Vcc		25°C		-40°C 1	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(S)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES	-		-		-	-	-	-	-			
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	Voн	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lį	V _{CC} and GND	0	5.5	-	-	±0.1	-	±1	-	±1	μΑ
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μΑ
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI _{CC} (Note 2)	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μΑ

NOTE:

HCT Input Loading Table

INPUT	UNIT LOADS
n CP0	0.45
nCP1, MR	0.6

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Table, e.g., 360µA max at $25^{\rm o}C.$

Prerequisite for Switching Specifications

			25°C			-40°C TO 85°C		-55°C TO 125°C		
CHARACTERISTIC	SYMBOL	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES								-		
Maximum Clock	f _{MAX}	2	6	-	-	5	-	4	-	MHz
Frequency		4.5	30	-	-	24	-	20	-	MHz
		6	35	-	-	28	-	24	-	MHz
Clock Pulse Width, nCP0, nCP1	t _W	2	80	-	-	100	-	120	-	ns
		4.5	16	-	-	20	-	24	-	ns
		6	14	-	-	17	-	20	-	ns

^{2.} For dual-supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

Prerequisite for Switching Specifications (Continued)

			25°C			-40°C 1	O 85°C	-55°C T	O 125°C	
CHARACTERISTIC	SYMBOL	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Reset Removal Time	t _{REM}	2	70	_	-	90	-	105	-	ns
		4.5	14	-	-	18	-	21	-	ns
		6	12	-	-	15	-	18	-	ns
Reset Pulse Width	t _W	2	50	-	-	65	-	75	-	ns
		4.5	10	-	-	13	-	15	-	ns
		6	9	-	-	11	-	13	-	ns
HCT TYPES	•		•					•		
Maximum Clock Frequency	f _{MAX}	4.5	27	-	-	22	-	18	-	MHz
Clock Pulse Width, nCP0, nCP1	t _W	4.5	19	-	-	24	-	29	-	ns
Reset Removal Time	t _{REM}	4.5	15	-	-	19	-	22	-	ns
Reset Pulse Width	t _W	4.5	13	-	-	16	-	20	-	ns

Switching Specifications Input $t_{\text{r}}, \, t_{\text{f}} = 6 \text{ns}$

		TEST	v _{cc}		25°C		-40°C TO 85°C		-55°C TO 125°C				
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN MAX		MIN	MAX	UNITS		
HC TYPES													
Propagation Delay (Figure 1)	t _{PLH} ,			-	220	-	265	ns					
nCP0 to nQ ₀	t _{PHL}		4.5	-	-	35	-	44	-	53	UNITS		
		C _L =15pF	5	-	14	-	-	-	-	-	ns		
		C _L = 50pF	6	-	-	30	-	37	-	45	ns		
nCP1 to nQ ₁	t _{PLH,}	C _L = 50pF	2	-	-	185	-	230	-	280	ns ns ns		
	t _{PHL}		4.5	-	-	37	-	46	-	- 48			
			6	-	-	31	-	39	-	48	ns		
nCP1 to nQ ₂	t _{PLH} ,	C _L = 50pF	2	-	-	245	-	305	-	370	ns		
	t _{PHL}		4.5	-	-	49	-	61	-	74	ns		
			6	-	-	42	-	52	-	63	ns		
nCP1 to nQ ₃	t _{PLH} ,	C _L = 50pF	2	-	-	180	-	225	-	270	70 ns		
	^t PHL		4.5	-	-	36	-	45	-	54	ns		
			5	-	15	-	-	-	-	-	ns ns ns		
			6	-	-	31	-	38	-	46	ns		
nCP0 to nQ3	t _{PLH} ,	C _L = 50pF	2 365 -		455	-	550	ns					
$(nQ_0 \text{ connected to } n\overline{CP1})$	tPHL		4.5	-	-	73	-	91	-	110	ns		
			6	-	-	62 - 77	-	94	ns				
MR to Q _n	t _{PLH} ,	C _L = 50pF	2	-	-	190	-	240	-	285	ns n		
	t _{PHL}		4.5	-	-	38	-	48	-	57	ns		
		C _L =15pF	5	-	16	-	-	-	-	-	ns		
		C _L = 50pF	6	-	-	32	-	41	-	48	ns		


Switching Specifications Input t_r , t_f = 6ns (Continued)

		TEST	Vcc	25°C -40°C TO 85°C -55°C TO 125						O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	2	-	-	75	-	95	-	110	ns
(Figure 1)			4.5	-	-	15	-	19	-	22	ns ns ns pF pF ns ns ns ns ns ns ns ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	C _{IN}	C _L = 50pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C _{PD}	C _L =15pF	5	-	28	-	-	-	-	-	pF
HCT TYPES	•							•	•	•	
Propagation Delay (Figure 1)	t _{PLH} ,	C _L = 50pF	4.5	-	-	40	-	50	-	60	ns
n CP0 to nQ ₀	^t PHL	C _L =15pF	5	-	17	-	-	-	-	-	ns
nCP1 to nQ ₁	t _{PLH,}	C _L = 50pF	4.5	-	-	43	-	51	-	65	ns
nCP1 to nQ ₂	t _{PLH,}	C _L = 50pF	4.5	-	-	55	-	69	-	83	ns
nCP1 to nQ ₃	t _{PLH,} t _{PHL}	C _L = 50pF	4.5	-	-	42	-	53	-	63	ns
		C _L =15pF	5	-	18	-	-	-	-	-	ns
nCP0 to nQ2 (nQ ₀ connected to nCP1)	t _{PLH,} t _{PHL}	C _L = 50pF	4.5	-	-	84	-	105	-	126	ns
MR to Q _n	t _{PLH,}	C _L = 50pF	4.5	-	-	42	-	53	-	63	ns
	^t PHL	C _L =15pF	5	-	18	-	-	-	-	-	ns
Output Transition	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	-	15	-	19	-	22	ns
Input Capacitance	C _{IN}	C _L =15pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C _{PD}	C _L =15pF	5	-	32	-	-	-	-	-	pF

NOTES:

- 3. $C_{\mbox{\scriptsize PD}}$ is used to determine the dynamic power consumption, per multiplexer.
- 4. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = Input Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.

Test Circuits and Waveforms








FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9098401MEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9098401ME A CD54HCT390F3A	Samples
CD54HCT390F3A	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9098401ME A CD54HCT390F3A	Samples
CD74HC390E	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC390E	Samples
CD74HC390EE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC390E	Samples
CD74HC390M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC390M	Samples
CD74HC390M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC390M	Samples
CD74HCT390E	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT390E	Samples
CD74HCT390EE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT390E	Samples
CD74HCT390M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	НСТ390М	Samples
CD74HCT390M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	НСТ390М	Samples
CD74HCT390MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	НСТ390М	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".





6-Feb-2020

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HCT390, CD74HCT390:

Catalog: CD74HCT390

Military: CD54HCT390

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications




TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC390M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT390M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC390M96	SOIC	D	16	2500	333.2	345.9	28.6
CD74HCT390M96	SOIC	D	16	2500	333.2	345.9	28.6

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated