Appendix A

Instruction Set

Introduction

Appendix contains all instructions presented separately with examples for their use. Syntax, description and its effects on status bits are given for each instruction.

- A.1 MOVLW
- A.2 MOVWF
- A.3 MOVF
- A.4 CLRW
- A.5 CLRF
- A.6 SWAPF
- A.7 ADDLW
- A.8 ADDWF
- A.9 SUBLW
- <u>A.10 SUBWF</u>
- <u>A.11 ANDLW</u>
- <u>A.12 ANDWF</u>
- <u>A.13 IORLW</u>
- <u>A.14 IORWF</u>
- <u>A.15 XORLW</u>
- <u>A.16 XORWF</u>
- <u>A.17 INCF</u>
- <u>A.18 DECF</u>
- <u>A.19 RLF</u>
- <u>A.20 RRF</u>
- <u>A.21 COMF</u>
- <u>A.22 BCF</u>
- <u>A.23 BSF</u>
- <u>A.24 BTFSC</u>
- <u>A.25 BTFSS</u>
- <u>A.26 INCFSZ</u>
- <u>A.27 DECFSZ</u>
- A.28 GOTO
- A.29 CALL
- <u>A.30 RETURN</u>
- A.31 RETLW
- A.32 RETFIE
- <u>A.33 NOP</u>
- A.34 CLRWDT

• A.35 SLEEP

A.1 MOVLW Write constant in W register

Syntax: [label] MOVLW k

Description: 8-bit constant k is written in W register.

Operation: $k \Rightarrow (W)$ Operand: $0 \le k \le 255$

Flag: -Number of words: 1 Number of cycles: 1

Example 1 MOVLW 0×5A

After instruction: W=0×5A

Example 2 MOVLW REGISTAR

Before instruction: W=0×10 and REGISTAR=0×40

After instruction: W=0×40

A.2 MOVWF Copy W to f

Syntax: [/abe/] MOVWF f

Description: Contents of **W** register is copied to **f** register.

Operation: $W \Rightarrow (f)$ Operand: $0 \le f \le 127$

Flag: -Number of words: 1 Number of cycles: 1

Example 1 MOVWF OPTION_REG

Before instruction: OPTION_REG=0×20

 $W=0\times40$

After instruction: OPTION_REG=0×40

W=0×40

Example 2 MOVWF INDF

Before instruction: W=0×17

FSR=0×C2

address contents $0 \times C2 = 0 \times 00$

After instruction: W=0×17

FSR=0×C2

address contents 0×C2=0×17

A.3 MOVF Copy f to d

Syntax: [label] MOVF f, d

Description: Contents of **f** register is stored in location determined by **d** operand.

If d=0, destination is **W** register. If d=1, destination is **f** register itself.

Option d=1 is used for testing the contents of f register because execution of this instruction affects Z flag in STATUS register.

Operation: $f \Rightarrow (d)$ Operand: $0 \le f \le 127$

 $\mathbf{d} \in [0,1]$

Flag: Z Number of words: 1 Number of cycles: 1

Example 1 MOVF FSR, 0

Before instruction: FSR=0×C2

 $W=0\times00$

After instruction: W=0×C2

Z=0

Example 2 MOVF INDF, 0

Before instruction: $W=0\times17$

FSR=0×C2

address contents $0 \times C2 = 0 \times 00$

After instruction: $W=0\times17$

FSR=0×C2

address contents 0×C2=0×00

Z=1

A.4 CLRW Write 0 in W

Syntax: [label] CLRW

Description: Contents of **W** register evens out to zero, and Z flag in STATUS

register is set to one.

Operation: $0 \Rightarrow (W)$

Operand: Flag: Z
Number of words: 1
Number of cycles: 1

Example CLRW

Before instruction: $W=0\times55$ After instruction: $W=0\times00$

Z=1

A.5 Write 0 in f

Syntax: [label] CRLF f

Description: Contents of 'f' register evens out to zero, and Z flag in status

register is set to one.

Operation: 0 ⇒ f

Operand: $0 \le f \le 127$

Flag: Z Number of words: 1 Number of cycles: 1

Example 1 CRLF STATUS

Before instruction: STATUS=0×C2 After instruction: STATUS=0×00

Z=1

Example 2 CLRF INDF

Before instruction: FSR=0×C2

address contents 0×C2=0×33

After instruction: FSR=0×C2

address contents 0×C2=0×00

Z=1

A.6 SWAPF Copy the nibbles from f to d crosswise

Syntax: [label] SWAPF f, d

Description: Upper and lower half of f register exchange places.

If **d=0**, result is stored in **W** register. If **d=1**, result is stored in **f** register.

Operation: $f<0:3> \Rightarrow d<4:7>, f<4:7> \Rightarrow d<0:3>;$

Operand: $0 \le f \le 127$

 $\mathbf{d} \in [0,1]$

Flag: -Number of words: 1 Number of cycles: 1

Example 1 SWAP REG, 0

Before instruction: REG= $0\times F3$ After instruction: REG= $0\times F3$

 $W=0\times3F$

Example 2 SWAP REG, 1

Before instruction: REG=0×F3 After instruction: REG=0×3F

A.7 ADDLW Add W to a constant

Syntax: [label] ADDLW k

Description: Contents of W register is added to 8-bit constant k and result is

stored in W register.

Operation: $(W) + k \Rightarrow W$ Operand: $0 \le k \le 255$ Flaq: C, DC, Z

Number of words: 1 Number of cycles: 1

Example 1 ADDLW 0×15

Before instruction: $W=0\times10$ After instruction: $W=0\times25$

Example 2 ADDLW REG

Before instruction: W=0×10

register contents REG=0×37

After instruction: W=0×47

A.8 ADDWF Add W to f

Syntax: [label] ADDWF f, d

Description: Add contents of register **W** to register **f**.

If **d=0**, result is stored in **W** register. If **d=1**, result is stored in **f** register.

Operation: $(W) + (f) \Rightarrow d$

 $\mathbf{d} \in [0,1]$

Operand: $0 \le f \le 127$ Flaq: C, DC, Z

Number of words: 1 Number of cycles: 1

Example 1 ADDWF FSR, 0

Before instruction: $W=0\times17$

FSR=0×C2

After instruction: W=0×D9

FSR=0×C2

Example 2 ADDLW INDF, 1

Before instruction: W=0×17

FSR=0×C0

address contents $0 \times C2 = 0 \times 20$

After instruction: $W=0\times17$

FSR=0×C2

address contents 0×C2=0×37

A.9 SUBLW Subtract W from a constant

Syntax: [label] SUBLW k

Description: Contents of W register is subtracted from k constant, and result is

stored in W register.

Operation: $k - (W) \Rightarrow W$ Operand: $0 \le k \le 255$ Flag:C, DC, Z

Number of words: 1 Number of cycles: 1

Example 1 SUBLW 0×03

Before instruction: $W=0\times01$, $C=\times$, $Z=\times$

After instruction: $W=0\times02$, C=1, Z=0 Result > 0

Before instruction: $W=0\times03$, $C=\times$, $Z=\times$

After instruction: $W=0\times00$, C=1, Z=1 Result = 0

Before instruction: $W=0\times04$, $C=\times$, $Z=\times$

After instruction: W=0×FF, C=0, Z=0 Result < 0

Example 2 SUBLW REG

Before instruction: W=0×10

contents REG=0×37

After instruction: W=0×27

C=1 Result > 0

A.10 SUBWF Subtract W from f

Syntax: [label] SUBWF f, d

Description: Contents of **W** register is subtracted from the contents of **f** register.

If **d=0**, result is stored in **W** register. If **d=1**, result is stored in **f** register.

Operation: $(f) - (W) \Rightarrow d$ Operand: $0 \le f \le 127$

 $\mathbf{d} \in [0,1]$

Flag: C, DC, Z

Number of words: 1 Number of cycles: 1

Example 1 SUBWF REG, 1

Before instruction: REG=3, W=2, C=X, Z=X

After instruction: REG=1, W=2, C=1, Z=0 Result > 0

Before instruction: REG=2, W=2, C= \times , Z= \times

After instruction: REG=0, W=2, C=1, Z=1 Result = 0

Before instruction: REG=1, W=2, C=X, Z=X

After instuction: REG= $0 \times FF$, W=2, C=0, Z=0 Result < 0

A.11 ANDLW Logic AND W with constant

Syntax: [label] ANDLW k

Description: Performs operation logic AND over the contents of W register and

constant k.

Result is stored in W register.

Operation: (\mathbf{W}) .AND. $\mathbf{k} \Rightarrow \mathbf{W}$

Operand: $0 \le \mathbf{k} \le 255$

Flag: Number of words: 1 Number of cycles: 1

Example 1 ANDLW 0×5F

Before instruction: $W=0\times A3$; 0101 1111 (0×5F) After instruction: W=0×03 ; 1010 0011 (0×A3)

; 0000 0011 (0×03)

Example 2 ANDLW REG

Before instruction: W=0×A3 ; 1010 0011 (0×A3)

> $REG=0\times37$; 0011 0111 (0×37)

After instruction: W=0×23 ; 0010 0011 (0×23)

Logic AND W with f A.12 ANDWF

[label] ANDWF f, d Syntax:

Description: Performs operation of logic AND over the contents of \mathbf{W} and \mathbf{f}

registers.

If d=0, result is stored in W register. If d=1, result is stored in f register.

Operation: (\mathbf{W}) .AND. $\mathbf{f} \Rightarrow \mathbf{d}$

 $0 \le \mathbf{f} \le 127$ Operand:

 $d \in [0,1]$

Flaq: Ζ Number of words: 1

Number of cycles: 1

Example 1 ANDWF FSR, 1

Before instruction: $W=0\times17$, FSR=0×C2 ; 0001 0111 (0×17) After instruction: W=0×17, FSR=02 ; 1100 0010 (0×C2)

; 0000 0010 (0×02)

Example 2 ANDWF FSR, 0

Before instruction: $W=0\times17$, FSR= 0×02 ; 0001 0111 (0×17)

After instruction: $W=0\times02$, FSR= 0×02 ; 1100 0010 (0×C2)

; 0000 0010 (0×02)

Logic OR W with constant A.13 IORLW

Syntax: [label] IORLW k

Description: Operation logic OR is performed over the contents of W register and

over 8-bit constant k, and result is stored in W register.

Operation: (W) .OR. $(k) \Rightarrow W$

Operand: $0 \le k \le 255$

Flag: Z Number of words: 1 Number of cycles: 1

Example 1 IORLW 0×35

Before instruction: $W=0\times9A$ After instruction: $W=0\times8F$

Z=0

Example 2 IORLW REG

Before instruction: W=0×9A

contenst REG=0×37

After instruction: W=0×9F

Z=0

A.14 IORWF Logic OR W with f

Syntax: [label] IORWF f, d

Description: Operation logic OR is performed over the contents of W and f

registers.

If **d=0**, result is stored in **W** register. If **d=1**, result is stored in **f** register.

Operation: (W) .OR. $(f) \Rightarrow d$

Operand: $0 \le f \le 127$

 $\mathbf{d} \in [0,1]$

Flag: Z Number of words: 1 Number of cycles: 1

Example 1 IORWF REG, 0

Before instruction: REG= 0×13 , W= 0×91 After instruction: REG= 0×13 , W= 0×93

Z=0

Example 2 IORWF REG, 1

Before instruction: REG= 0×13 , W= 0×91 After instruction: REG= 0×93 , W= 0×91

Z=0

A.15 XORLW Logic exclusive OR W with constant

Syntax: [label] XORLW k

Description: Operation exclusive OR (XOR) is done over the contents of W

register and constant k, and result is stored in W register.

Operation: (W) .XOR. $k \Rightarrow W$

Operand: $0 \le k \le 255$

Flag: Z Number of words: 1 Number of cycles: 1

Example 1 XORLW 0XAF

Before instruction: $W=0\times B5$; 1010 1111 (0×AF) After instruction: $W=0\times 1A$; 1011 0101 (0×B5)

; 0001 1010 (0×1A)

Example 2 XORLW REG

Before instruction: $W=0\times AF$; 1010 1111 (0×A3)

REG=0×37 ; 0011 0111 (0×37)

After instruction: W=0×18 ------

Z=0 ; 0001 1000 (0×18)

A.16 XORWF Logic exclusive OR W with f

Syntax: [label] XORWF f, d

Description: Operation exclusive OR is performed over the contents of W and f

registers.

If d=0, result is stored in **W** register. If d=1, result is stored in **f** register.

Operation: (W) .XOR. (f) \Rightarrow d

Operand: $0 \le f \le 127$

 $\mathbf{d} \in [0,1]$

Flag: Z Number of words: 1 Number of cycles: 1

Example 1 XORWF REG, 1

Before instruction: REG=0 \times AF, W=0 \times B5 ; 1010 1111 (0 \times AF) After instruction: REG=0 \times 1A, W=0 \times B5 ; 1011 0101 (0 \times B5)

; 0001 1010 (0×1A)

Example 2 XORWF REG, 0

Before instruction: REG= $0\times$ AF, W= $0\times$ B5 ; 1010 1111 ($0\times$ AF) After instruction: REG= $0\times$ AF, W= $0\times$ 1A ; 1011 0101 ($0\times$ B5)

; 0001 1010 (0×1A)

A.17 INCF Increment f

Syntax: [/abe/] INCF f, d

Description: Increments f register by one.

If d=0, result is stored in W register. If d=1, result is stored in f register.

Operation: $(f) + 1 \Rightarrow d$ Operand: $0 \le f \le 127$

 $\mathbf{d} \in [0,1]$

Flag: Z Number of words: 1 Number of cycles: 1

Example 1 INCF REG, 1

Before instruction: REG=0×FF

Z=0

After instruction: REG=0×00

Z=1

Example 2 INCF REG, 0

Before instruction: REG=0×10

 \times =W

Z=0

After instruction: REG=0×10

W=0×11 Z=0

A.18 DECF Decrement f

Syntax: [label] DECF f, d

Description: Decrements f register by one.

If d=0, result is stored in W register. If d=1, result is stored in f register.

Operation: (f) - 1 \Rightarrow d Operand: $0 \le f \le 127$

 $\mathbf{d} \in [0,1]$

Flag: Z Number of words: 1 Number of cycles: 1

Example 1 DECF REG, 1

Before instruction: REG=0×01

Z=0

After instruction: REG=0×00

Z=1

Example 2 DECF REG, 0

Before instruction: REG=0×13

 \times =W

Z=0

After instruction: REG=0×13

W=0×12 Z=0

A.19 RLF Rotate f to the left through CARRY

Syntax: [/abe/] RLF f, d

Description: Contents of **f** register is rotated by one space to the left through C

(Carry) flaq.

If d=0, result is stored in W register. If d=1, result is stored in f register.

Operation: $(f<n>) \Rightarrow d<n+1>, f<7> \Rightarrow C, C \Rightarrow d<0>;$

Operand: $0 \le f \le 127$

 $\mathbf{d} \in [0,1]$

Flag: C

Number of words: 1 Number of cycles: 1 C ← registarf ←

Example 1 RLF REG, 0

Before instruction: REG=1110 0110

C=0

After instruction: REG=1110 0110

W=1100 1100

C=1

Example 2 RLF REG, 1

Before instruction: REG=1110 0110

C=0

After instruction: REG=1100 1100

C=1

A.20 RRF Rotate f to the right through CARRY

Syntax: [label] RRF f, d

Description: Contents of fregister is rotated by one space to the right through C

(Carry) flaq.

If **d=0**, result is stored in **W** register. If **d=1**, result is stored in **f** register.

Operation: $(f<n>) \Rightarrow d<n-1>, f<0> \Rightarrow C, C \Rightarrow d<7>;$

Operand: $0 \le f \le 127$

 $\mathbf{d} \in [0,1]$

Flag: 0

Number of words: 1 Number of cycles: 1



Example 1 RRF REG, 0

Before instruction: REG=1110 0110

W=X C=0

After instruction: REG=1110 0110

W=0111 0011

C=0

Example 2 RRF REG, 1

Before instruction: REG=1110 0110

C=0

After instruction: REG=0111 0011

C=0

A.21 COMF Complement f

Syntax: [label] COMF f, d

Description: Contents of **f** register is complemented.

If d=0, result is stored in W register. If d=1, result is stored in f register.

Operation: $\overline{(f)} \Rightarrow d$ Operand: $0 \le f \le 127$

 $\mathbf{d} \in [0,1]$

Flag: Z

Number of words: 1 Number of cycles: 1

Example 1 COMF REG, 0

Before instruction: REG= 0×13 ; 0001 0011 (0×13)

After instruction: REG=0×13 ; complement

W=0×EC -----

; 1110 1100 (0×EC)

Example 2 COMF INDF, 1

Before instruction: FSR=0×C2

address contents (FSR)=0×AA

After instruction: FSR=0×C2

address contents (FSR)=0×55

A.22 BCF Reset bit b in f

Syntax: [label] BCF f, b

Description: Reset bit **b** in **f** register.

Operation: $(0) \Rightarrow f < b >$ Operand: $0 \le f \le 127$

 $0 \le \mathbf{b} \le 7$

Flag: -Number of words: 1 Number of cycles: 1

Example 1 BCF REG, 7

Before instruction: REG= $0\times C7$; 1100 0111 ($0\times C7$) After instruction: REG= 0×47 ; 0100 0111 (0×47)

Example 2 BCF INDF, 3

Before instruction: $W=0\times17$

FSR=0×C2

address contents (FSR)=0×2F

After instruction: $W=0\times17$

FSR=0×C2

address contents (FSR)= 0×27

A.23 BSF Set bit b in f

Syntax: [/abe/] BSF f, b

Description: Set bit b in f register.

Operation: $1 \Rightarrow f < b >$ Operand: $0 \le f \le 127$

 $0 \le \mathbf{b} \le 7$

Flag: -Number of words: 1 Number of cycles: 1

Example 1 BSF REG, 7

Before instruction: REG= 0×07 ; 0000 0111 (0×07) After instruction: REG= 0×17 ; 1000 0111 (0×17)

Example 2 BCF INDF, 3

Before instruction: W=0×17

FSR=0×C2

address contents (FSR)=0×20

After instruction: W=0×17

FSR=0×C2

address contents (FSR)=0×28

A.24 BTFSC Test bit b in f, skip if it = 0

Syntax: [/abe/] BTFSC **f**, **b**

Description: If bit **b** in **f** register equals zero, then we skip the next instruction.

If bit **b** equals zero, during execution of the current instruction, execution of the next one is disabled, and NOP instruction executes

instead thus making the current one a two-cycle instruction.

Operation: Skip next instruction if (f < b >) = 0

Operand: $0 \le f \le 127$

 $0 \le \mathbf{b} \le 7$

Flag: -Number of words: 1

Number of cycles: 1 or 2 depending on a b bit

Example

LAB_01 BTFSC REG,1 ;Test bit no.1 in REG
LAB_02 ;Skip this line if =0
LAB_03 ;Skip here if =1

Before instruction, program counter was at address LAB_01.

After instruction, if the first bit in REG register was zero, program counter points to address LAB_03.

If the first bit in REG register was one, program counter points to address LAB_02.

A.25 BTFSS Test bit b in f, skip if = 1

Syntax: [/abe/] BTFSS f, b

Description: If bit **b** in **f** register equals one, then skip over the next instruction.

If bit **b** equals one, during execution of the current instruction, the next one is disabled, and NOP instruction is executed instead, thus

making the current one a two-cycle instruction.

Operation: Skip next instruction if (f < b >) = 1

Operand: $0 \le f \le 127$

 $0 \le \mathbf{b} \le 7$

Flag: -Number of words: 1

Number of cycles: 1 or 2 depending on a b bit

Example

LAB_O1	BTFSS REG,1	;Test bit no.1 in REG
LAB_02		;Skip this line if =1
LAB_03		;Skip here if =0

Before instruction, program counter was at address LAB_01

After instruction, if the first bit in REG register was one, program counter points to address LAB_03.

If the first bit in REG register was zero, program counter points to address LAB_02.

A.26 INCFSZ Increment f, skip if=0

Syntax: [label] INCFSZ f, d

Description: Contents of **f** register is incremented by one.

If **d=0**, result is stored in **W** register. If **d=1**, result is stored in **f** register.

If result =0, the next instruction is executed as NOP making the

current one a two-cycle instruction.

Operation: $(f) + 1 \Rightarrow d$ Operand: $0 \le f \le 127$

 $\mathbf{d} \in [0,1]$

Flag: -Number of words: 1

Number of cycles: 1 or 2 depending on a result

Example

LAB_01 INCFSZ REG, 1 ; Increase the contents REG by one.

LAB_02 ; Skip this line if =0 LAB_03 ; Skip here if =0

The contents of program counter before instruction, PC=address LAB_01

The contents of REG register after executing an instruction REG=REG+1, if REG=0, program counter points to label address LAB_03. Otherwise, program counter points to address of the next instruction or to LAB_02.

A.27 DECFSZ Decrement f, skip if = 0

Syntax: [label] DECFSZ f, d

Description: Contents of **f** register is decremented by one.

If d=0, result is stored in **W** register. If d=1, result is stored in **f** register.

If result = 0, next instruction is executed as NOP, thus making the

current one, a two-cycle instruction.

Operation: $(f) - 1 \Rightarrow d$ Operand: $0 \le f \le 127$ $d \in [0,1]$

Flag: -

Number of words: 1

Number of cycles: 1 or 2 depending on a result

Example

LAB_01 DECFSZ CNT, 1 ; Decrement the contents REG by one.

LAB_02 ; Skip this line if = 0

LAB_03 ; Skip here if = 1

The contents of program counter before instruction, PC=address LAB_01

The contents of CNT register after executing an instruction CNT=CNT-1, if CNT=0, program counter points to address of label LAB_03. Otherwise, program counter points to address of the following instruction, or to LAB_02.

A.28 GOTO Jump to address

Syntax: [label] GOTO k

Description: Unconditional jump to address **k**.

Operation: $\mathbf{k} \Rightarrow PC<10:0>$, $(PCLATH<4:3>) \Rightarrow PC<12:11>$

Operand: $0 \le k \le 2048$

Flag: -Number of words: 1 Number of cycles: 2

Example

LAB_00 GOTO LAB_01 ; Jump to LAB_01 :

:

LAB_01

Before instruction: PC=address LAB_00 After instruction: PC=address LAB_01

A.29 CALL Call a program

Syntax: [label] CALL k

Description: Instruction calls a subprogram. First, return address (PC+1) is

stored on stack, then 11-bit direct operand k, which contains the

subprogram address, is stored in program counter.

Operation: (PC) + 1 \Rightarrow Top Of Stack (TOS)

 $\mathbf{k} \Rightarrow \text{PC} < 10:0 >$, (PCLATH<4:3>) $\Rightarrow \text{PC} < 12:11 >$

Operand: $0 \le k \le 2048$

Flag: -Number of words: 1 Number of cycles: 2

Example

LAB_01 CALL LAB_02 ; Call subrutine LAB_02

:

LAB_02

Before instruction: PC=address LAB_01

TOS=X

After instruction: PC=address LAB_02

TOS=LAB_01

A.30 RETURN Return from a subprogram

Syntax: [label] RETURN

Description: Contents from the top of a stack is stored in program counter.

Operation: TOS ⇒ program counter PC

Operand: -Flag: -Number of words: 1 Number of cycles: 2

Example RETURN

Before instruction: PC=X

TOS=X

After instruction: PC=TOS

TOS=TOS-1

A.31 RETLW Return from a subprogram with constant in W

Syntax: [label] RETLW k

Description: 8-bit constant **k** is stored in **W** register. Value off the top of a stack

is stored in program counter.

Operation: $(k) \Rightarrow W$; TOS \Rightarrow PC

Operand: $0 \le k \le 255$

Flag: -Number of words: 1 Number of cycles: 2

Example RETLW 0×43

Before instruction: W=X

PC=X TOS=X

After instruction: W=0×43

PC=TOS TOS=TOS-1

A.32 RETFIE Return from interrupt routine

Syntax: [label] RETFIE

Description: Return from a subprogram. Value from TOS is stored in program

counter PC. Interrupts are enabled by setting a GIE (Global

interrupt Enable) bit.

Operation: TOS \Rightarrow PC; 1 \Rightarrow GIE

Operand: -Flag: -Number of words: 1 Number of cycles: 2

Example RETFIE

Before instruction: PC=X

GIE=0

After instruction: PC=TOS

A.33 NOP No operation

Syntax: [label] NOP

Description: Does not execute any operation or affect any flag.

Operation: Operand: Flag: Number of words: 1
Number of cycles: 1

Example NOP

Before instruction: PC=X After instruction: PC=X+1

A.34 CLRWDT Initialize watchdog timer

Syntax: [label] CLRWDT

Description: Watchdog timer is reset. Prescaler of the Watchdog timer is also

reset, and status bits TO and PD are set also.

Operation: $0 \Rightarrow WDT$

0 ⇒ WDT prescaler

1 ⇒ TO 1 ⇒ PD

Operand: -

Flag: TO, PD

Number of words: 1 Number of cycles: 1

Example CLRWDT

Before instruction: WDT counter=X

WDT prescaler=1: 128
WDT counter=0×00

After instruction: WDT counter=0×00

WDT prescaler counter=0

 $\overline{\frac{TO}{PD}} = 1$

WDT prescaler=1:128

A.35 SLEEP Stand by mode

Syntax: [label] SLEEP

Description: Processor goes into low consumption mode. Oscillator is stopped.

PD (Power Down) status bit is reset. TO (Timer Out) bit is set. WDT

(Watchdog) timer and its prescaler are reset.

Operation: $0 \Rightarrow WDT$

0 ⇒ WDT prescaler

1 ⇒ TO 0 ⇒ PD

Operand: -

Flag: TO, PD

Number of words: 1 Number of cycles: 1

Example SLEEP

Before instruction: WDT counter=X

WDT prescaler=X

After instruction: WDT counter=0×00

WDT prescaler=0

TO=1 PD=0

<u>Previous page</u> <u>Table of contents</u> <u>Chapter overview</u> <u>Next page</u>