
****

**MIDDLE EAST TECHNICAL UNIVERSITY**

ELECTRICAL & ELECTRONICS ENGINEERING

EE464 – STATIC POWER CONVERSION II

TERM PROJECT – DESIGN REPORT

Osman Yücel 2305803

M. Samet Yakut 2305647

Kaan Tütek 2375954

TABLE OF CONTENTS

[INTRODUCTION 3](#_Toc107672738)

[ANALYTICAL DESIGN 3](#_Toc107672739)

[MAGNETIC DESIGN 6](#_Toc107672740)

[CLOSED-LOOP SIMULATION 9](#_Toc107672741)

[SNUBBER DESIGN 11](#_Toc107672742)

[COMPONENT SELECTION 17](#_Toc107672743)

[Switches 17](#_Toc107672744)

[Capacitors and Resistors 17](#_Toc107672745)

[DEMO RESULTS 18](#_Toc107672746)

[APPENDIX A: BILL OF MATERIALS 21](#_Toc107672747)

[APPENDIX B: PCB DESIGN 22](#_Toc107672748)

[22](#_Toc107672749)

[APPENDIX C: INDUSTRIAL DESIGN 23](#_Toc107672750)

[REFERENCES 24](#_Toc107672751)

# INTRODUCTION

Throughout this paper, an analysis and design of 45 W continuous conduction mode (CCM) flyback converter will be discussed. The specifications of the design are variable input (24 to 48 V) and constant output voltage of 15 V with 3% output voltage ripple. Also, it is required to provide 3% of load and line regulation. From now on, this paper continues with analytic design, magnetic design, snubber design, controller design, simulation results, test results and conclusion parts.

# ANALYTICAL DESIGN




Figure 1. Flyback converter circuit diagram

It is already known that transfer function of flyback converter is as follows:

Just by inspection from the transfer function, it can be easily seen that 24 V input case is the worst case for this design. So, further designs will be applied referring to this input voltage. For the sake of simplicity, turns ratio is selected as 1:1. Thus,

Then, to operate in CCM, it is required to calculate the required magnetizing inductance (Lm). Afterwards, maximum and minimum current values should be calculated for the Lm. According to the TI’s application note for CCM flyback converters, it is safe to select Lm as 1.5 times the calculated minimum inductance [1]. As a result, to calculate the magnetizing inductance value, it is required to calculate average inductor current. Average inductor current can be calculated as follows.

Thus, ripple should be less than the average magnetizing inductor current. To calculate the ripple in the inductor current, voltage waveform of the magnetizing inductance is drawn below.




Figure 2. Magnetizing inductor voltage waveform

The worst case for ripple calculation is 48 V input. Hence, minimum magnetizing inductance is calculated as

As a result, Lm is selected as 60 µH for satisfying the requirement. Before moving to the magnetic design part, the peak value of the inductor current should be calculated.

Finally, it comes to output capacitor calculation should be made to meet the ripple requirement and finalize the rough design of the power stage.

Table 1. Output capacitor calculations for different cases

|  |  |
| --- | --- |
| **Case** | **Cmin (µF)** |
| Vin = 24V, Io = 3A | 25.64 |
| Vin = 24V, Io = 0.3A | 2.564 |
| Vin = 48V, Io = 3A | 15.87 |
| Vin = 48V, Io = 0.3A | 1.587 |

Note that the values in Table 1 are the minimum required capacitance value. Thus, selecting capacitors with a higher value will provide a safety margin because as the DC bias across the capacitor increases, their actual capacitance decreases.

# MAGNETIC DESIGN

To handle the magnetic design, a MATLAB script is written for ferrite EE cores available in the laboratory. The script basically calculates the required parameters for a flyback transformer for each of the core with a fill factor of 0.3. In this paper, only the selected core will be presented.

tablo içeren bir resim

Açıklama otomatik olarak oluşturuldu

Figure 3. Datasheet of the selected core

The selected core is 0P44022EC ferrite EE core manufactured by Magnetics with P material. The core has an effective area of 233 mm2, an effective length of 67 mm, and a relative permeability of 2500. Then, following calculations are made via the MATLAB script.

where Bcore is selected as 0.1 T since P material ferrite has a sharp saturation at approximately 0.47 T. Rearranging the equations above yields

Note that turns ratio was selected as 1 for simplicity. Hence, Nsec is also 12. Then, it comes to airgap calculation.

Measuring 0.4 mm is quite hard for the present instruments but it is arranged by using 4 A4 sheets, each has 0.1 mm thickness.

One step is remaining: cable selection. Cable is selected according to the AWG standards. To stay on the safe side, current density is selected in between 3 – 4 A/mm2.

tablo içeren bir resim

Açıklama otomatik olarak oluşturuldu

Figure 4. AWG cable standards

Although the AWG23 cable is meeting the requirements, AWG26 was available in the laboratory. Hence, the core is winded with AWG26. The RMS value of the primary and secondary currents are calculated as

Number of parallel conductors are calculated as

After all, using the results above, core and copper losses are calculated as follows.

where ρ is the resistivity of the copper which is 1.68 × 10-8 Ω.m.




Figure 5. Core material datasheet

where 11 mW/cm3 is the core loss density of the core at 50 kHz with a ΔB of 90 mT, and 22.7 cm3 is the volume of the core.

# CLOSED-LOOP SIMULATION

The closed-loop simulation is based on the example circuit of the controller [2].




Figure 6. Schematic of the closed-loop design.

The design is comprised a fully closed loop operated by a current mode controller UC3845. For SPICE simulations, an equivalent controller LT1241 was utilized. Our main motivation in employing UC3845 as the controller can be listed as follows:

* a no-opto solution
* CCM operation
* current mode control

Guaranteeing that the circuit operates in CCM facilitates control with the simple voltage transfer function,

Allowing a turns ratio of “1”, the circuit mathematically becomes no different than a buck-boost converter. Moreover, with the output voltage always less than the input, the circuit always operates in the buck mode, implying the duty cycle is not any higher than 0.5.

At the input is a DC link filter to avert inrush current related problems.

A start-up circuit ensures the circuit does not remain in an undesired UVLO. The diode D4, as a Zener diode, clamps the voltage at the ON voltage of the controller (15V) and allows excessive current flow through it. The UVLO pin is also fed by the third winding.

Through the auxiliary third winding, the reference voltage (the node between R7 and RT) is pinned at the aimed output voltage of 15V. Moreover, a compensation branch (acting as a PI controller) also acts as a regulator of the output voltage waveform and its steady state response (errors in the steady state). The Kp and KI coefficients (R2 and C3) were tuned by monitoring the output voltage waveform and their success in keeping the steady state output voltage with an average of 15V and with a ripple less than 3% of the rated average.

The frequency is adjusted through R3 and C1 according to the following relation:

Accordingly, the switching frequency is set as 44.170kHz. This result denotes a 10% deviation from the aimed 50kHz but considering the tolerance ranges for the components and our broad safety factor of 1.5 in our magnetic design, this drop in the frequency should be tolerable in keeping the circuit at CCM.

UC3845 boasts an internal gate drive for the external MOSFET Q1. They are connected via a 10Ω resistor.

A shunt resistor of 150mΩ is utilized to sample current via the voltage drop on the resistor. The resultant voltage is input to an RC filter comprised of R5 and C10 with a cutoff frequency,

This filter is essential in sending the sampled current signal with a high resolution since the controller deals with the peak of the signal it receives. With a cutoff of thrice the fundamental, the interference of notches is prevented.

The transformer is rendered more realistic with its equivalent parameters, leakage and magnetizing inductances. The values obtained after the winding of the core are put in place. Copper losses of the transformer are not modeled due to the mΩ-range of individual parallel paths of the transformer windings which will be rendered even more ineffective due to their parallel connection.

Connected to the negative terminal of the primary is the anode of the RCD snubber. The snubber loop will help in minimizing ringing and EMI problems that arise from the switching of the MOSFET leading to impulsive voltage drops on the inductor components of the transformer.

# SNUBBER DESIGN

The snubber design started with the equation below. This equation is calculating the snubber loss.[4]

A picture containing text

Description automatically generated

Here, the Ipeak and fs is known. Fs is decided by us as 44kHz for a proper magnetic design. Ipeak is measured as 7A from simulations and calculated as 6A for magnetic design.

From the equation, we can decrease snubber loss by increasing the Vsn. However, this voltage will be blocked by a diode. Hence, we must choose a proper Vsn. We chose 140V because we have a 150V diode already.

Then the calculation is done by these values.

* Vsn=140V
* Lleak= 2.47uH
* Vsec=16
* Fs= 44kHz

And Psn is calculated as 3W.

Graphical user interface

Description automatically generated with low confidence

Then, the snubber resistance is calculated from the equation above as 6.6kΩ. The power dissipation was still too much for a resistor. So, we put 6 47kΩ resistor to share power.

A picture containing text

Description automatically generated

With this equation, we limit the ringing on the snubber. To make it less Csn chosen as 10uH. However, we could not find any capacitance to handle this voltage. Hence, we use the design below.

Calendar

Description automatically generated

Figure 7. Design for snubber capacitance

Graphical user interface, chart, line chart

Description automatically generated

Figure 8. Drain to source voltage

After the design was done, the drain to source voltage graph is measured as above.

At the secondary is another snubber that arises from the switching of the diode. This snubber’s design [3] formulates an RC branch using the switching frequency and the measured leakage inductance. We measured Lleakage to be 2.84706µH.

It is recommended that there be two orders of magnitude between switching frequency and the snubber’s ringing frequency assumed for a good design. Our aimed switching frequency was 50kHz, but due to the unavailability of the proper resistance values, it appears 44kHz in practice. Therefore, a ringing frequency of 44MHz will be assumed for a margin of two orders of magnitude. The impedance of the leakage inductance: . This is taken directly as the snubber resistance.

Csnub used to minimize power dissipation at fsw and allow the resistor to be effective at fringing.

Power dissipation: . Here, the article removes the 0.5 factor in the capacitor power equation, stating the capacitor charges and discharges continuously. Accordingly, P = 149mW.




Figure 9. The voltage across the diode without the secondary snubber.




Figure 10. The voltage across the diode without the secondary snubber.

Accordingly, voltage spikes have been suppressed by a 30V difference.

Finally, at the output, is our load and a high filter capacitance in minimizing voltage ripple. Here, an important factor to consider in the composition of the output capacitor is ESR, which exists inherently for electrolytic capacitors and can be significant enough to increase output voltage ripple. Therefore, it is important to place multiple capacitors in parallel to avert this undesired byproduct – decreasing effective ESR.

Comparing the output voltage waveform for different load-line variations,




Figure 11. Output Waveform with 24V input and 5Ω load.




Figure 12. Zoomed voltage waveform.




Figure 13. Output Waveform with 24V input and 50Ω load.




Figure 14. Zoomed voltage waveform.




Figure 15. Output voltage ripple with 48V input and 5Ω load.




Figure 16. Zoomed voltage waveform.




Figure 17. Output voltage ripple with 48V input and 50Ω load.




Figure 18. Zoomed voltage waveform.

|  |  |  |  |
| --- | --- | --- | --- |
| Input and Load Case | Efficiency | Output Voltage | Voltage Ripple |
| 24V, 5Ω |  | 14.958V | 1.806% |
| 24V, 50Ω |  | 15.792V | 2.723% |
| 48V, 5Ω |  | 15.208V | 1.804% |
| 48V, 50Ω |  | 15.793V | 2.659% |

Table 2. Efficiencies and output voltage characteristics for varying load and line cases.

Both the efficiencies and ripple ratios appear below the maximum limits.

|  |  |
| --- | --- |
| Line Regulation (5Ω) |  |
| Line Regulation (50Ω) |  |
| Load Regulation (24V) |  |
| Load Regulation (48V) |  |

Table 3. Load and line regulations.

The line regulation is excellent for the low load case and is within the acceptable limits for the rated load case. The load regulation is higher than the limit of 3.9% for both loads.

# COMPONENT SELECTION

## Switches

1. **MOSFET**

After designing the snubber circuit, the voltage stress on the MOSFET (drain to source) is calculated around 100V and simulation also showed it same. Also, the current flow through it is 2.5A in average. However, there are some notches at the switching moments to 7A. Hence, with a safety margin, we looked for 150V, 9A MOSFET. Because of the chip crises, we found IRF630 which is 200V,9A n-channel MOSFET.

1. **Snubber Diode**

To design the snubber circuit, we decided a diode, which is durable for 7A and 100V. The decision is done at snubber circuit design part. With a safety margin, we choose MUR10150 which is 10A,150V Schottky Diode.

1. **Output Diode**

At output, the rated current is 3A and the rated voltage is 15V. With a safety margin, SR5100 is chosen which is 5A,100V Schottky diode. The voltage rating is much than we needed, but the access of this diode was easier. Hence, we saved our time.

1. **Third Winding Diodes**

At third winding there is two Schottky diode to prevent reverse current flow through the winding. Because if it flows, there will be no power stacking in Lm. Then we could not transfer the power to output. These diodes are carrying much less current than others. Because the current flow through third winding is less. Hence, MBR560 is chosen for them.

1. **IC VCC Diode**

There is need for a 16V Zener because we want to use single supply and the input is varying. We used a Zener diode to clamp VCC voltage of the IC which is BZX84C15LT1.

## Capacitors and Resistors

To make easy to solder we used 1206 package capacitors and resistors and the voltage ratings were decided from the simulation and some safety margin.

# DEMO RESULTS





Table 4. Demo Results

There is a missing info. The input current was not taken at demo. Hence, we cannot calculate the efficiency at low load.

From the table,

* Line regulation is calculated as 3%.
* Load regulation is calculated as 4.7% at 48V input.
* Again, load regulation is calculated as 7.5% at 24V input.
* Max ripple is measured as 2.6%.





A picture containing text, monitor, indoor

Description automatically generated

A picture containing text, indoor

Description automatically generated

A picture containing text, indoor, arranged

Description automatically generated

Figure 19. Some Demo Results photos

CONCLUSION

Throughout this hardware project, closed loop isolated DC/DC converter, specifically flyback topology, is analyzed by means of analog controller. The regulation is made via the 3rd winding, i.e., the output voltage feedback is taken via an auxiliary winding which is reversely coupled with the primary winding like secondary winding. It is seen that calculated and simulated results do not correlate with the actual results. This is due to the parasitic effects coming from the leakage inductance, line inductance and switching components, which are affecting the feedback voltage and sense current. With the help of the RC filters, these phenomena are tried to be reduced as much as possible. Moreover, in an SMPS like this paper discussed, the magnetic design is quite important for the overall system performance because it affects the control loop characteristics as well as the output characteristics. Specifically, filter design in the control loop is strongly dependent on the transformer design. Also, it might be difficult to design flyback transformer because the airgap is utilized for energy storing during the on period. In other words, the flyback transformer acts like coupled inductor which filters the primary side current. Hence, adjusting airgap is the core of the magnetic design in a flyback DC/DC converter since it strongly affects the mode of operation. Furthermore, peak current mode control method helps to supply a good load regulation with a high line regulation which are the most important characteristics for a power supply. To conclude with, it should be considered that design of a flyback converter with auxiliary winding sensing is quite comprehensive and hard to implement in terms of ensuring the safe load and line regulations.

# APPENDIX A: BILL OF MATERIALS




Table 3. Bill of materials.

The magnetic core 0P44022EC from Magnetics, Inc. requires specific contact with the recognized distributors in pricing. Excluding the core, the circuit costs $13.95 per unit.

# APPENDIX B: PCB DESIGN

# Diagram, schematic Description automatically generated


Figure 20. Schematic of the circuit

Diagram

Description automatically generated

Figure 21. Layout of the circuit

# APPENDIX C: INDUSTRIAL DESIGN



# REFERENCES

[1] UCX84X current-mode PWM controllers - Texas Instruments,” PWM Controllers, Apr-2020. [Online]. Available: <https://www.ti.com/lit/ds/symlink/uc3842.pdf>.

[2] Analog.com, 2022. [online] Available at: <https://www.analog.com/media/en/technical-documentation/data-sheets/lt1241.pdf> [Accessed 15 May 2022].

[3] Ridley, R. “Flyback Converter Snubber Design” Available at: <http://www.ridleyengineering.com/images/phocadownload/12_%20flyback_snubber_design.pdf> [Accessed 5 Jun 2022]

[4] Fairchild Semiconductor, “Application Note AN-4147 Design Guidelines for RCD Snubber of Flyback Converters” Available at: <http://educypedia.karadimov.info/library/AN-4147.pdf>