UNIT 1 MICROPROCESSOR ARCHITECTURE

Stru	cture		Page No.
1.0	Introdu	action	5
1.1	Object	ives	5
1.2	Micro	computer Architecture	5
1.3		are of 8086 CPU	. 7
	1.3.1	The Bus Interface Unit	
	1.3.2	Execution Unit (EU)	
1.4	Registe	er Set of 8086	. 11
1.5	Instruc	tion Set of 8086	, 13
	1.5.1	Data Transfer Instructions	
	1.5.2	Arithmetic Instructions	
	1.5.3		
	1.5.4	Program Execution Transfer Instructions	
	1.5.5		
	1.5.6	Processor Control Instructions	
1.6		ssing Modes	. 29
	1.6.1	Register Addressing Mode	
	1.6.2	ĕ	
	1.6.3	Direct Addressing Mode	
	1.6.4	Indirect Addressing Mode	
1.7	1.7 Summary		33
1.8	Solution	ons/Answers	33

1.0 INTRODUCTION

In the previous blocks of this course, we have discussed concepts relating to CPU organization, register set, instruction set, addressing modes with a few examples. Let us look at one microprocessor architecture in regard of all the above concepts. We have selected one of the simplest processors 8086, for this purpose. Although the processor technology is old, all the concepts are valid for higher end Intel processor. Therefore, in this unit, we will discuss the 8086 microprocessor in some detail.

We have started the discussion of the basic microcomputer architecture. This discussion is followed by the details on the components of CPU of the 8086 microprocessor. Then we have discussed the register organization for this processor. We have also discussed the natruction set and addressing modes for this processor. Thus, this unit presents exhabitive details of the 8086 microprocessor. These details will then be used in Assembly Programming.

1.1 OBJECTIVES

After going through this unit, you should be able to:

- describe the features of the 8086 microprocessor;
- list various components of the 8086 microprocessor; and
- identify the instruction set and the addressing modes of the 8086 microprocessor.

1.2 MICROCOMPUTER ARCHITECTURE

The word micro is used in microscopes, microphones, microwaves, microprocessors, microcomputers, microprogramming, microcodes etc. It means small. A

Assembly Language Programming

microprocessor is an example of VLSI bringing the whole processor to a single small chip. With the popularity of distributed processing, the emphasis has shifted from the single mainframe system to independently working workstations or functioning units with their own CPU, RAM, ROM and a magnetic or optical disk memory. Thus, the advent of the microprocessor has transformed the mainframe environment to a distributed platform.

Let us recapitulate the basic components of a microprocessor:




Figure 1: Components of a Microcomputer

Please note the following in the above figure:

- ROM stores the boot program.
- The path from CPU to devices is through Buses. But what would be the size of these Buses?

Bus Sizes

- 1. The Address bus: 8085 microprocessor has 16 bit lines. Thus, it can access up to $2^{16} = 64$ K Bytes. The address bus of 8086 microprocessor has a 20 bits address bus. Thus it can access upto $2^{20} = 1$ M Byte size of RAM directly.
- 2. Data bus is the number of bits that can be transferred simultaneously. It is 16 bits in 8086.

Microprocessors

The microprocessor is a complete CPU on a single chip. The main advantages of the microprocessor are:

- compact but powerful;
- oan be microprogrammed for user's needs;
- easily programmable and maintainable due to small size; and
- useful in distributed applications.

A microprocessor must demonstrate:

- More throughput
- More addressing capability
- Powerful addressing modes
- Powerful instruction set
- Faster operation through pipelining
- Virtual memory management.

However, RISC machine do not agree with above principles.

Some of the most commercially available microprocessors are: Pentium, Xeon, G4 etc.

The assembly language for more advanced chips subsumes the simplest 8086/8088 assembly language. Therefore, we will confine our discussions to Intel 8086/8088 assembly language. You must refer to the further readings for more details on assembly language of Pentium, G4 and other processors.

All microprocessors execute a continuous loop of fetch and execute cycles.

```
while (1)
{
    fetch (instruction); ,
    execute (using date);
}
```

1.3 STRUCTURE OF 8086 CPU

The 8086 microprocessor consists of two independent units:

- 1. The Bus Interface unit, and
- 2. The Execution unit.

Please refer to Figure 2.

8086 Address and Data Bus **Bus Interface** Unit (BIU) Address Adder Instruction 4 Stream 3 Queue ES CS SS DS IP **Execution Unit** bits Control system **Execution** unit (EU) ΑH Arithmetic BH BL Logic unit CH CL DH DL SP BP Operands Š1 DI Flags 16 bits

Figure 2: The CPU of INTEL 8086 Microprocessor

Assembly Language Programming

The word independent implies that these two units can function parallel to each other. In other words they may be considered as two stages of the instruction pipeline.

1.3.1 The Bus Interface Unit

The BIU (Bus Interface Unit) primarily interacts with the system bus. It performs almost all the activities relating to fetch cycle such as:

- Calculating the physical address of the next instruction
- Fetching the instruction
- Reading or writing data memory or I/O port from memory or Input/ Output.

The instruction/ data is then passed to the execution unit. This BIU consists of:

(a) The Instruction Queue

The instruction queue is used to store the instruction "bytes" fetched. Please note two points here: that it is (1) A Byte (2) Queue. This is used to store information in byte form, with the underlying queue data structure. The advantage of this queue would only be if the next expected instructions are fetched in advance, thus, allowing a pipeline of fetch and execute cycles.

(b) The Segment Registers

These are very important registers of the CPU. Why? We will answer this later. In 8086 microprocessor, the memory is a byte organized, that is a memory address is byte address. However, the number of bits fetched is 16 at a time. The segment registers are used to calculate the address of memory location along with other registers. A segment register is 16 bits long.

The BIU contains four sixteen-bit registers, viz., the CS: Code Segment, the DS: Data Segment, the SS: Stack Segment, and the ES: Extra Segment. But what is the need of the segments: Segments logically divide a program into logical entities of Code, Data and Stack each having a specific size of 64 K. The segment register holds the upper 16 bits of the starting address of a logical group of memory, called the segment. But what are the advantages of using segments? The main advantages of using segments are:

- Logical division of program, thus enhancing the overall possible memory use and minimise wastage.
- The addresses that need to be used in programs are relocatable as they are the offsets. Thus, the segmentation supports relocatability.
- Although the size of address, is 20 bits, yet only the maximum segment size, that is 16 bits, needs to be kept in instruction, thus, reducing instruction length.

The 8086 microprocessor uses overlapping segments configuration. The typical memory organization for the 8086 microprocessor may be as per the following figure.




Figure 3: Logical Organisation of Memory in INTEL 8086 Microprocessor

Although the size of each segment can be 64K, as they are overlapping segments we can create variable size of segments, with maximum as 64K. Each segment has a specific function. 8086 supports the following segments:

As per model of assembly program, it can have more than one of any type of segments. However, at a time only four segments one of each type, can be active.

The 8086 supports 20 address lines, thus supports 20 bit addresses. However, all the registers including segment registers are of only 16 bits. So how may this mapping of 20 bits to 16 bits be performed?

Let us take a simple mapping procedure:

The top four hex digits of initial physical address constitute segment address.

You can add offset of 16 bits (4 Hex digits) from 0000h to FFFFh to it. Thus, a typical segment which starts at a physical address 10000h will range from 10000h to 1FFFFh. The segment register for this segment will contain 1000H and offset will

Assembly Language Programming

range from 0000h to FFFFh. But, how will the segment address and offset be added to calculate physical address? Let us explain using the following examples:

Example 1 (In the Figure above)

The value of the stack segment register (SS) = 6000h The value of the stack pointer (SP) which is Offset = 0010h

Thus, Physical address of the top of the stack is:

Physical Address

This calculation can be expressed as: Physical address = $SS (hex) \times 16 + SP (hex)$

Example 2

The offset of the data byte = 0020h The value of the data segment register (DS) = 3000h Physical address of the data byte

Physical Address

This calculation can be expressed as physical address = DS (Hex) \times 16 + Data byte offset (hex).

Example 3

The value of the Instruction Pointer, holding address of the instruction = 1234h The value of the code segment register (CS) = 448Ah Physical address of the instruction

Physical Address = CS (Hex) \times 16 + IP

(c) Instruction Pointer

The instruction pointer points to the offset of the current instruction in the code segment. It is used for calculating the address of instruction as shown above.

1.3.2 Execution Unit (EU)

Execution unit performs all the ALU operations. The execution unit of 8086 is of 16 bits. It also contains the control unit, which instructs bus interface unit about which memory location to access, and what to do with the data. Control unit also performs decoding and execution of the instructions. The EU consists of the following:

(a) Control Circuitry, Instruction Decoder and ALU

The 8086 control unit is primarily micro-programmed control. In addition it has an instruction decoder, which translates an instruction into sequence of micro operations. The ALU performs the required operations under the control of CU which issues the necessary timing and control sequences.

(b) Registers

All CPUs have a defined number of operational registers. 8086 has several general purpose and special purpose registers. We will discuss these registers in the following sections.

1.4 REGISTER SET OF 8086

The 8086 registers have five groups of registers. These groupings are done on the basis of the main functions of the registers. These groups are:

General Purpose Register

8086 microprocessors have four general purpose registers namely, AX, BX, CX, DX. All these registers are 16 – bit registers. However, each register can be used as two general-purpose byte registers also. These byte registers are named AH and AL for AX, BH and BL for BX, CH and CL for CX, and DH and DL for DX. The H in register name represents higher byte while L represents lower byte of the 16 bits registers. These registers are primarily used for general computation purposes. However, in certain instruction executions they acquire a special meaning.

AX register is also known as accumulator. Some of the instructions like divide, rotate, shift etc. require one of the operands to be available in the accumulator. Thus, in such anstructions, the value of AX should be suitably set prior to the instruction.

BX register is mainly used as a base register. It contains the starting base location of a memory region within a data segment.

CX register is a defined counter. It is used in loop instruction to store loop counter.

DX register is used to contain I/O port address for I/O instruction.

You will experience their usage in various assembly programs discussed later.

Segment Registers

Segment Registers are used for calculating the physical address of the instruction or memory. Segment registers cannot be used as byte registers.

Pointer and Index Registers

The 8086 microprocessor has three pointer and index registers. Each of these registers is of 16 bit and cannot be accessed byte wise. These are Base Pointer (BP), Source Index (S1) and Destination Index (DI). Although they can be used as general purpose registers, their main objective is to contain indexes. BP is used in stack segment, SI in Data segment and DI in Extra Data segment.

Special Registers

A Last in First Out (LIFO) stack is a data structure used for parameter passing, return address storage etc. 8086 stack is 64K bytes. Base of the stack is pointed to by the stack segment (SS) register while the offset or top of the stack is stored in Stack Pointer (SP) register. Please note that although the memory in 8086 has byte addresses, stack is a word stack, which is any push operation will occupy two bytes.

Flags Register

A flag represents a condition code that is 0 or 1. Thus, it can be represented using a flip-flop. 8086 employs a 16-bit flag register containing nine flags. The following table shows the flags of 8086.

Flags	Meaning	Comments			
Conditional Flags	Conditional Flags represent result of last arithmetic or logical instruction executed.				
		lition generated as a result of the last			
mathematical or lo	ogical instruction exe	ecuted. The conditional flags are:			
CF	Carry Flag	1 if there is a carry bit			
PF_	Parity Flag	1 on even parity 0 on odd parity			
AF	Auxiliary Flag	Set (1) if auxiliary carry for BCD occurs			
ZF	Zero Flag	Set if result is equal to zero			
SF	Sign Flag	Indicates the sign of the result (1 for minus, 0			
		for plus)			
OF	Overflow Flag	set whenever there is an overflow of the result			
Control flags, which are set or reset deliberately to control the operations of the execution unit. The control flags of 8086 are as follows:					
TF	Single step trap flag	Used for single stepping through the program			
IF	Interrupt Enable flag	Used to allow/inhibit the interruption of the program			
DF	String direction flag	Used with string instruction.			

Check Your Progress 1

	microprocessors?	0000
2.	Find out the physical addresses for the following segment re	gister: offset
	(a) SS:SP = 0100h:0020h (b) DS:BX = 0200h:0100h (c) CS:IP = 4200h:0123h	•
3.	State True or False.	TF
(a)	BX register is used as an index register in a data segment.	
(b)	CX register is assumed to work like a counter.	

(c) The Source Index (SI) and Destination Index(DI) registers in 8086 can also be used as general registers.

(d) Trag Flag (TR) is a conditional flag.

1.5 INSTRUCTION SET OF 8086

After discussing the basic organization of the 8086 micro-processor, let us now provide an overview of various instructions available in the 8086 microprocessor. The instruction set is presented in the tabular form. An assembly language instruction in the 8086 includes the following:

Label: Op-code Operand(s); Comment

For example, to add the content of AL and BL registers to get the result in AL, we use the following assembly instruction.

NEXT: ADD AL,BL ; $AL \leftarrow AL + BL$

Please note that NEXT is the label field. It is giving an identity to the statement. It is an optional field, and is used when an instruction is to be executed again through a LOOP or GO TO. ADD is symbolic op-code, for addition operation. AL and BL are the two operands of the instructions. Please note that the number of operands is dependent upon the instructions. 8086 instructions can have zero, one or two operands. An operand in 8086 can be:

- 1. A register
- 2. A memory location
- 3. A constant called literal
- 4. A label.

We will discuss the addressing modes of these operands in section 1.6.

Comments in 8086 assembly start with a semicolon, and end with a new line. A long comment can be extended to more than one line by putting a semicolon at the beginning of each line. Comments are purely optional, however recommended as they provide program documentation. In the next few sections we look at the instruction set of the 8086 microprocessor. These instructions are grouped according to their functionality.

1.5.1 Data Transfer Instructions

These instructions are used to transfer data from a source operand to a destination operand. The source operand in most of the cases remains unchanged. The operand can be a literal, a memory location, a register, or even an I/O port address, as the case may be. Let us discuss these instructions with the following table:

MNEMONIC	DESCRIPTION	EXAMPLE
MOV des, src	des ← src; Both the operands should	MOV CX,037AH
	be byte or word. src operand can be	; CX register is initialized
}	register, memory location or an	; with immediate value
	immediate operand des can be	; 037AH.
	register or memory operand.	
,	Restriction: Both source and	MOV AX,BX
}	destination cannot be memory	; AX←BX
·	operands at the same time.	

PUSH operand	Pushes the operand into a stack. SP ← SP – 2; value [TOS] ← operand. Initialise stack segment register, and the stack pointer properly before using this instruction. No flags are effected by this instruction. The operand can be a general purpose register, a segment register, or a memory location. Please note it is a word stack and memory address is a byte address, thus, you decrement by 2. Also you decrement as SP is initialised to maximum offset and condition of stackful is a zero offset (so it is a reversed stack)	PUSH BX ; decrement stack pointer ; by; two, and copy BX to ; stack. ; decrement stack pointer ; by two, and copy ; BX to stack
POP des	POP a word from stack. The des can be a general-purpose register, a segment register (except for CS register), or a memory location. Steps are: des ← value [TOS] SP ← SP + 2	POP AX; Copy content for top; of stack to AX.
XCHG des, src	Used to exchange bytes or words of src and des. It requires at least one of the operands to be a register operand. The other can be a register or memory operand. Thus, the instruction cannot exchange two memory locations directly. Both the operands should be either byte type or word type. The segment registers cannot be used as operands for this instruction.	XCHG DX,AX ; Exchange word in DX ; with word in AX
XLAT	Translate a byte in AL using a table stored in the memory. The instruction replaces the AL register with a byte from the lookup table. This instruction is a complex instruction.	Example is available in Unit 3.
IN accumulator, port address	It transfers a byte or word from specified port to accumulator register. In case an 8-bit port is supplied as an operand then the data byte read from that part will be transferred to AL register. If a 16-bit port is read then the AX will get 16 bit word that was read. The port address can be an immediate operand, or contained in DX register. This instruction does not change any flags.	IN AL,028h; read a byte from port; 028h to AL register
OUT port address, Accumulator LEA register, source	It transfers a byte or word from accumulator register to specified port. This instruction is used to output on devices like the monitor or the printer. Load "effective address" (refer to this term in block 2, Unit 1 in addressing modes) of operand into specified 16 – bit register. Since, an address is an offset in a segment and maximum can	LEA BX, PRICES ; Assume PRICES is ; an array in the data ; segment. The ; instruction loads the

	be of 16 bits, therefore, the register can only be a 16-bit register. LEA instruction does not change any flags. The instruction is very useful for array processing.	; offset of the first byte of ; PRICES directly into ; the BX register.
LDS des-reg	It loads data segment register and other specified register by using consecutive memory locations.	LDS SI, DATA ; DS←content of memory ; location DATA & ; DATA + 1 ; SI ← content of ; memory locations ; DATA + 2 & DATA + ; 3_
LES des-reg	It loads ES register and other specified register by using consecutive memory locations. This instruction is used exactly like the LDS except in this case ES & other specified registers are initialized.	
LAHF	Copies the lower byte of flag register to AH. The instruction does not change any flags and has no operands.	
SAHF	Copies the value of AH register to low byte of flag register. This instruction is just the opposite of LAHF instruction. This instruction has no operands.	•
PUSHF	Pushes flag register to top of stack. SP ← SP - 2; stack [SP] ← Flag Register.	
POPF	Pops the stack top to Flag register. Flag register ← stack [SP] SP ← SP + 2	

1.5.2 Arithmetic Instructions

MNEMONIC	DESCRIPTION	EXAMPLE
ADD	Adds byte to byte, or word to word.	ADD AL,74H
IF	The source may be an immediate	; Add the number 74H to
	operand, a register or a memory	; AL register, and store the
ĺ	location. The rules for operands are	; result back in AL
	the same as that of MOV instruction.	ADD DX,BX
†	To add a byte to a word, first copy the	; Add the contents of DX to
·	byte to a word location, then fill up	; BX and store the result in;
}	the upper byte of the word with zeros.	DX, BX remains
	This instruction effects the following	; unaffected.
<u> </u>	flags: AF, CF, OF, PF, SF, ZF.	
ADC des, src	Add byte + byte + carry flag, or word	
}	+ word + carry flag. It adds the two	·
}	operands with the carry flag. Rest all	
	the details are the same as that of	·
	ADD instruction.	
INC des	It increments specified byte or word	INC BX
	operand by one. The operand can be a	; Add 1 to the contents of
į.	register or a memory location. It can	; BX register
1	effect AF, SF, ZF, PF, and OF flags.	INC BL
}	It does not affect the carry flag, that	;Add 1 to the contents of
	is, if you increment a byte operand	; BL register

	having OFFIL than it will went to a	
{	having OFFH, then it will result in 0	
AAA	value in register and no carry flag.	ADD ALDI
AAA	ASCII adjusts after addition. The data	ADD AL,BL
{	entered from the terminal is usually in	; AL=00110101, ASCII 05
	ASCII format. In ASCII 0-9 are	; BL=00111001, ASCII 09
	represented by codes 30-39. This	; after addition
	instruction allows you to add the	; $AL = 01101110$, that is,
	ASCII codes instead of first	; 6EH- incorrect
	converting them to decimal digit	; temporary result
	using masking of upper nibble. AAA	AAA
	instruction is then used to ensure that	; AL = 00000100.
	the result is the correct unpacked	; Unpacked BCD for 04
	BCD.	; carry = 1, indicates
	· .	; the result is 14
DAA	Decimal (BCD) adjust after addition.	; AL = 0101 1001 (59
	This is used to make sure that the	; BCD)
,	result of adding two packed BCD	; BL = 0011 0101 (35
	numbers is adjusted to be a correct	; BCD)
	BCD number. DAA only works on	ADD AL, BL
	AL register.	; AL = 10001101 or
	AL register.	
}	·	; 8Eh (incorrect BCD) DAA
		 -
-		; AL = 1001 0100
arin i		; ≡ 94 BCD : Correct.
SUB des, src	Subtract byte from byte, or word from	SUB AX, 3427h
)	word. (des \leftarrow des $-$ src). For	; Subtract 3427h from AX
	subtraction the carry flag functions as	; register, and store the
	a borrow flag, that is, if the number in	; result back in AX
	the source is greater than the number	·
	in the destination, the borrow flag is	
	to set 1. Other details are equivalent	
	to that of the ADD instruction.	
SBB des, src	Subtract operands involving previous	SBB AL,CH
-	carry if any. The instruction is similar	; subtract the contents
	to SUB, except that it allows us to	; of CH and CF from AL
	subtract two multibyte numbers,	; and store the result
	because any borrow produced by	; back in AL.
	subtracting less-significant byte can	,
	be included in the result using this	
h	instruction.	
DEC src	Decrement specified byte or specified	DEC BP
DEC 810	word by one. Rules regarding the	Decrement the contents
	operands and the flags that are	; of BP
	affected are same as INC instruction.	; register by one.
	Please note that if the contents of the	, register by one.
	·	
	operand is equal to zero then after	
	decrementing the contents it becomes	
	0FFH or 0FFFFH, as the case may be.	·
,	The carry flag in this case is not	
	affected.	
NEG src	Negate - creates 2's complement of a	NEG AL
·	given number, this changes the sign	; Replace the number in
	of a number. However, please note	; AL with it's 2's
	that if you apply this instruction on	; complement
	operand having value -128 (byte	· •
	operand) or -32768 (word operand) it	
•	will result in overflow condition. The	
	overflow (OF) flag will be set to	1
	O TOTALION (OI) Has will be set to	

		<u> </u>
the state of the	indicate that operation could not be done.	
C) (D) 1		O m ot ni
CMP des,src	It compares two specified byte	CMP CX,BX
	operands or two specified word	; Compare the CX register
	operands. The source and destination	; with the BX register
	operands can be an immediate	; In the example above, the;
}	number, a register or a memory	CF, ZF, and the SF flags
,	location. But, both the operands	; will be set as follows.
<u>.</u>	cannot be memory locations at the	; CX=BX 0 1 0; result of
	same time. The comparison is done	; subtraction is zero
]	simply by internally subtracting the	; CX>BX 0 0 0; no borrow;
	source operand from the destination	required therefore, CF=0
	operand. The value of source and the	; CX <bx 0="" 1="" 1<="" th=""></bx>
	destination, operands is not changed,	; subtraction require
	but the flags are set to indicate the	; borrow, so CF=1
	results of the compatison.	
AAS	ASCII adjust after suptraction. This	; AL = 0011 0101 ASCII 5
1	instruction is similar to AAA (ASCII	; BL = 0011 1001 ASCII 9
	adjust after addition) instruction. The	SUB AL,BL
	AAS instruction works on the AL	; (5-9) result:
	register only. It updates the AF and	; AL= 1111 1100 = - 4 in
	CF flags, but the OF, PF, SF and the	; 2's complement, CF = 1
!	ZF flags remain undefined.	AAS ;result:
	21 mags remain undermed.	; AL = 0000 0100 =
i		1 *
	,	; BCD 04,
DAG		; CF = 1 borrow needed.
DAS	Decimal adjust after subtraction. This	; AL=86 BCD
	instruction is used after subtracting	; BH=57 BCD
·	two packed BCD numbers to make	SUB AL,BH
A CONTRACTOR	sure the result is the packed BCD.	; AL=2Fh, CF =0
	DAS only works on the AL register.	DAS
	The DAS instruction updates the AF,	; Results in AL = 29 BCD
A 1 1	CF, SF, PF and ZF flags. The	
	overflow (OF) is undefined after	
	DAS.	: '
MUL src	This is an unsigned multiplication	MOV AX,05; AX=05
	instruction that multiplies two bytes	MOV CX,02; CX=02
12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	to produce a word operand or two	MUL CX
,4	words to produce a double word such	; results in DX=0
∫ ಿ⊀,∴	as:	; AX=0Ah
A 64 (4)	$AX \leftarrow AL^*$ src (byte multiplication)	, AX-VAII
SV 60 41.060	src is also byte)	
in endings	l a to at a second and a second a second and	
the state of the state of	DX or $AX \leftarrow AX * src (word)$	·
	multiplication is two word).	,
'	This instruction assumes one of the	,
	operand in AL (byte) or AX (word):	
in the second of the second	the src operand can be register or	. :1
	memory operand. If the most	
	significant word of the result is zero	
	then, the CF and the OF flags are both	
4	made zero. The AF, SF, PF, ZF flags	
	are not defined after the MUL	
wilder Market Market (1)	instruction. If you want to multiply a	
	byte with a word, then first convert	}
See at 1. 1 day	byte to a word operand.	:
AAM	ASCII adjust after multiplication.	; AL=0000 0101 unpacked
**************************************	Please note that two ASCII numbers	
		; BCD 05
,	cannot be multiplied directly. To	; BH=0000 1001 unpacked;
	multiply first convert the ASCII	BCD 09_

number to numeric digits by masking off the upper nibble of each byte. The leaves unpacked BCD in the register AAM instruction is used to adjust the product to two unpacked BCD digits in AX after the multiplication has been performed. AAM defined by the instruction while the CF, OF and the AF flags are left undefined. DIV src This instruction divides unsigned word by byte, or unsigned double word by word. For dividing a word by a byte, the word is stored in AX register, divisor the src operand and the result is obtained in AH: remainder AL: quotient. It can be represented as: AH: Remainder AL: quotient. It can be represented as: AH: Remainder AL: Quotient Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags undefined.	; AX=AL * BH=002Dh AAM ; AX=00000100 00000101; BCD 45: Correct result ; AX = 37D7h = 14295 ; decimal ; BH = 97h = 151 decimal DIV BH ; AX / BH quotient ; AL = 5Eh = 94 ; decimal RernainderAH = ; 65h = 101 ; decimal ; decimal ; CH = 00000011 = + 3h =
leaves unpacked BCD in the register AAM instruction is used to adjust the product to two unpacked BCD digits in AX after the multiplication has been performed. AAM defined by the instruction while the CF, OF and the AF flags are left undefined. DIV src This instruction divides unsigned word by byte, or unsigned double word by word. For dividing a word be a byte, the word is stored in AX register, divisor the src operand and the result is obtained in AH: remainder AL: quotient. It can be represented as: AH: Remainder AL: Quotient Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	AAM; AX=00000100 00000101; BCD 45: Correct result ; AX = 37D7h = 14295; decimal DIV BH; AX / BH quotient; AL = 5Eh = 94; decimal RernainderAH = ; 65h = 101; decimal ; decimal ; CH = 00000011 = + 3h =
AAM instruction is used to adjust the product to two unpacked BCD digits in AX after the multiplication has been performed. AAM defined by the instruction while the CF, OF and the AF flags are left undefined. DIV src This instruction divides unsigned word by byte, or unsigned double word by word. For dividing a word to a byte, the word is stored in AX register, divisor the src operand and the result is obtained in AH: remainder AL: quotient. It can be represented as: AH: Remainder AL: Quotient Similarly for double word division to a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; AX=00000100 00000101; BCD 45: Correct result ; AX = 37D7h = 14295; decimal ; BH = 97h = 151 decimal DIV BH ; AX / BH quotient ; AL = 5Eh = 94 ; decimal RernainderAH = ; 65h = 101 ; decimal ; decimal ; CH = 00000011 = + 3h =
product to two unpacked BCD digits in AX after the multiplication has been performed. AAM defined by the instruction while the CF, OF and the AF flags are left undefined. DIV src This instruction divides unsigned word by byte, or unsigned double word by word. For dividing a word to a byte, the word is stored in AX register, divisor the src operand and the result is obtained in AH: remainder AL: quotient. It can be represented as: AH: Remainder AL: Quotient Similarly for double word division be a word we have DX: Remainder A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; AX = 37D7h = 14295; decimal; BH = 97h = 151 decimal DIV BH; AX / BH quotient; AL = 5Eh = 94; decimal Remainder AH = ; 65h = 101; decimal; decimal; decimal; decimal; decimal; cH = 00000011 = + 3h =
in AX after the multiplication has been performed. AAM defined by the instruction while the CF, OF and the AF flags are left undefined. DIV src This instruction divides unsigned word by byte, or unsigned double word by word. For dividing a word to a byte, the word is stored in AX register, divisor the src operand and the result is obtained in AH: remainder AL: quotient. It can be represented as: AH: Remainder AL: Quotient Similarly for double word division be a word we have DX: Remainder AX/ src AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; AX = 37D7h = 14295 ; decimal ; BH = 97h = 151 decimal DIV BH ; AX / BH quotient ; AL = 5Eh = 94 ; decimal RemainderAH = ; 65h = 101 ; decimal ; AL = 11001010 = -26h = ; - 38 decimal ; CH = 00000011 = + 3h =
been performed. AAM defined by the instruction while the CF, OF and the AF flags are left undefined. DIV src This instruction divides unsigned word by byte, or unsigned double word by word. For dividing a word to a byte, the word is stored in AX register, divisor the src operand and the result is obtained in AH: remainder AL: quotient. It can be represented as: AH: Remainder AH: Quotient Similarly for double word division to a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; AX = 37D7h = 14295 ; decimal ; BH = 97h = 151 decimal DIV BH ; AX / BH quotient ; AL = 5Eh = 94 ; decimal RernainderAH = ; 65h = 101 ; decimal ; AL = 11001010 = -26h = ; - 38 decimal ; CH = 00000011 = + 3h =
instruction while the CF, OF and the AF flags are left undefined. DIV src This instruction divides unsigned word by byte, or unsigned double word by word. For dividing a word to a byte, the word is stored in AX register, divisor the src operand and the result is obtained in AH: remainder AL: quotient. It can be represented as: AH: Remainder AL: Quotient. It can be represented as: AH: Remainder AL: Quotient Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; AX = 37D7h = 14295 ; decimal ; BH = 97h = 151 decimal DIV BH ; AX / BH quotient ; AL = 5Eh = 94 ; decimal RernainderAH = ; 65h = 101 ; decimal ; AL = 11001010 = -26h = ; - 38 decimal ; CH = 00000011 = + 3h =
AF flags are left undefined. DIV src This instruction divides unsigned word by byte, or unsigned double word by word. For dividing a word be a byte, the word is stored in AX register, divisor the src operand and the result is obtained in AH: remainder AL: quotient. It can be represented as: AH: Remainder AL: quotient. It can be represented as: AH: Remainder AL: Quotient Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; decimal ; BH = 97h = 151 decimal DIV BH ; AX / BH quotient ; AL = 5Eh = 94 ; decimal RemainderAH = ; 65h = 101 ; decimal ; decimal ; - 38 decimal ; CH = 00000011 = + 3h =
DIV src This instruction divides unsigned word by byte, or unsigned double word by word. For dividing a word be a byte, the word is stored in AX register, divisor the src operand and the result is obtained in AH: remainder AL: quotient. It can be represented as: AH: Remainder AL: quotient. It can be represented as: AH: Remainder AL: Quotient Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; decimal ; BH = 97h = 151 decimal DIV BH ; AX / BH quotient ; AL = 5Eh = 94 ; decimal RemainderAH = ; 65h = 101 ; decimal ; decimal ; - 38 decimal ; CH = 00000011 = + 3h =
word by byte, or unsigned double word by word. For dividing a word be a byte, the word is stored in AX register, divisor the src operand and the result is obtained in AH: remainder AL: quotient. It can be represented as: AH: Remainder AL: quotient. It can be represented as: AH: Remainder AL: Quotient Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; decimal ; BH = 97h = 151 decimal DIV BH ; AX / BH quotient ; AL = 5Eh = 94 ; decimal RemainderAH = ; 65h = 101 ; decimal ; decimal ; - 38 decimal ; CH = 00000011 = + 3h =
word by word. For dividing a word to a byte, the word is stored in AX register, divisor the src operand and the result is obtained in AH: remainder AL: quotient. It can be represented as: AH: Remainder AL: Quotient. It can be represented as: AH: Remainder AX/ src AL: Quotient Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; BH = 97h = 151 decimal DIV BH ; AX / BH quotient ; AL = 5Eh = 94 ; decimal RemainderAH = ; 65h = 101 ; decimal ; AL = 11001010 = -26h = ; - 38 decimal ; CH = 00000011 = + 3h =
a byte, the word is stored in AX register, divisor the src operand and the result is obtained in AH: remainder AL: quotient. It can be represented as: AH: Remainder AX/ src AL: Quotient Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	DIV BH; AX / BH quotient; AL = 5Eh = 94; decimal Rernainder AH =; 65h = 101; decimal i ; AL = 11001010 = -26h =; -38 decimal; CH = 00000011 = +3h =
register, divisor the src operand and the result is obtained in AH: remainder AL: quotient. It can be represented as: AH: Remainder AL: Quotient Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; AX / BH quotient ; AL = 5Eh = 94 ; decimal RernainderAH = ; 65h = 101 ; decimal ; AL = 11001010 = -26h = ; - 38 decimal ; CH = 00000011 = + 3h =
register, divisor the src operand and the result is obtained in AH: remainder AL: quotient. It can be represented as: AH: Remainder AL: Quotient Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; AL = 5Eh = 94 ; decimal RemainderAH = ; 65h = 101 ; decimal ; AL = 11001010 = -26h = ; - 38 decimal ; CH = 00000011 = + 3h =
the result is obtained in AH: remainder AL: quotient. It can be represented as: AH: Remainder AL: Quotient Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etc are all same as the DIV instruction. IDIV instruction leaves all flags	; AL = 5Eh = 94 ; decimal RemainderAH = ; 65h = 101 ; decimal ; AL = 11001010 = -26h = ; - 38 decimal ; CH = 00000011 = + 3h =
remainder AL: quotient. It can be represented as: AH: Remainder AL: Quotient AX/ src AL: Quotient AX/ src Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; decimal RemainderAH = ; 65h = 101 ; decimal ; AL = 11001010 = -26h = ; - 38 decimal ; CH = 00000011 = + 3h =
represented as: AH: Remainder AL: Quotient Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	65h = 101; decimal 1; AL = 11001010 = -26h = ; -38 decimal; CH = 00000011 = +3h =
AH: Remainder AL: Quotient Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; decimal ; AL = 11001010 = -26h = ; - 38 decimal ; CH = 00000011 = + 3h =
AL: Quotient Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	AL = 11001010 = -26h = ; - 38 decimal ; CH = 00000011 = + 3h =
Similarly for double word division be a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	1 ; AL = 11001010 = -26h = ; - 38 decimal e ; CH = 00000011 = + 3h =
a word we have DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	1 ; AL = 11001010 = -26h = ; - 38 decimal e ; CH = 00000011 = + 3h =
DX: Remainder AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; AL = 11001010 = -26h = ; - 38 decimal ; CH = 00000011 = + 3h =
AX: Quotient A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; AL = 11001010 = -26h = ; - 38 decimal ; CH = 00000011 = + 3h =
A division by zero result in run time error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; AL = 11001010 = -26h = ; - 38 decimal ; CH = 00000011 = + 3h =
error. The divisor src can be either in a register or a memory operand. IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; AL = 11001010 = -26h = ; - 38 decimal ; CH = 00000011 = + 3h =
IDIV a register or a memory operand. Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; AL = 11001010 = -26h = ; - 38 decimal ; CH = 00000011 = + 3h =
IDIV Divide signed word by byte or signed double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; - 38 decimal ; $CH = 00000011 = +3h =$
double word by word. For this division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	; - 38 decimal ; $CH = 00000011 = +3h =$
division the operand requirement, the general format of the instruction etcare all same as the DIV instruction. IDIV instruction leaves all flags	c : CH = 00000011 = +3h =
general format of the instruction etc are all same as the DIV instruction. IDIV instruction leaves all flags	
are all same as the DIV instruction. IDIV instruction leaves all flags	
IDIV instruction leaves all flags	; 3 decimal
	; According to the operand
	; rules to divide by a byte
	; the number should be
	; present in a word register, ;
	i.e. AX. So, first convert
•	; the operand in AL to word
	; operand. This can be done;
	by sign extending the
	; AL register,
	; this makes AX
i L	; 11111111 11001010.
	; (Sign extension can also
	; be done with the help of
	; an instruction, discussed
	; later)
	IDIV CH
	; AX/CH
	; AL = 11110100 = - 0CH;
	= -12 Decimal
	; AH = 111111110 = -02H = ; -
	02 Decimal
	; Although the quotient is
	; actually closer to -13
	. (\$10 (((())) Ab = 10 1. 4
,	; (-12.66667) than -12, but
	; (-12.66667) than -12, but ; 8086 truncates the result
AAD ASCII adjust after division. The BC	
numbers are first unpacked, by	; 8086 truncates the result ; to give -12.

	masking off the upper nibble of each byte. Then ADD instruction is used to convert the unpacked BCD digits in AL and AH registers to adjust them to equivalent binary prior to division. Such division will result in unpacked BCD quotient and remainder. The PF, SF, ZF flags are updated, while the AF, CF, and the OF flags are left undefined.	; and 7 CH = 09h AAD ; adjust to binary before ; division AX= 0043 = ; 043h = 67 Decimal DIV CH ; Divide AX by unpacked ; BCD in CH ; AL = 07 unpacked BCD ; AH = 04 unpacked BCD ; PF = SF = ZF = 0
CBW	Fill upper-byte or word with copies of sign bit of lower bit. This is called sign extension of byte to word. This instruction does not change any flags. This operation is done with AL register in the result being stored in AX.	; AL = 10011011 = -155 ; decimal AH = 00000000 CBW ; convert signed ; byte in AL to signed ; word in AX = 11111111 ; 10011011 = -155 decimal
CWD	Fill upper word or double word with sign bit of lower word. This instruction is an extension of the previous instruction. This instruction results in sign extension of AX register to DX:AX double word.	; DX: 0000 0000 0000 0000 ; AX: 1111 0000 0101 0001 CWD ; DX:AX = 1111 1111 1111 1111: ; 1111 0000 0101 0001


1.5.3 Bit Manipulation Instructions

These instructions are used at the bit level. These instructions can be used for testing a zero bit, set or reset a bit and to shift bits across registers. Let us look into some such basic instructions.

MNEMONIC	DESCRIPTION	EXAMPLE
NOT des	Complements each bit to produce	; BX = 0011 1010 0001 0000
·	1's complement of the specified	NOT BX
	byte or word operand. The	$; BX = 1100\ 0101\ 1110\ 1111$
· ·	operand can be a register or a	
<u> </u>	memory operand.	
AND des, src	Bitwise AND of two byte or word	; BH = 0011 1010 before
	operands. The result is des \leftarrow des	AND BH, 0Fh
	AND src. The source can be an	; BH = 0000 1010
	immediate operand a register, or a	; after the AND operation
19	memory operand. The destination	
	can be a register or a memory	
	operand. Both operands cannot be	
	memory operands at the same	
	time. The CF and the OF flags are	
	both zero after the AND	
	operation. PF, SF and ZF area	
	updated, Afis left undefined.	
OR des, src	OR each corresponding bits of the	; BH = 0011 1010 before
	byte or word operands. The other	OR BH, 0Fh
*	operands rules are same as AND.	; BH = 0011 1111 after
· · · · · · · · · · · · · · · · · · ·	des ← des OR src	
XOR des, src	XOR each corresponding bit in a	$;BX = 00111101 \ 01101001$
	byte or word operands rules are	; CX = 00000000111111111
	two same as AND and OR.	XOR BX,CX
	des C Des + src	; BX=0011110110010110
		; Please note, that the bits in
		; the lower byte are inverted.

the same and the same and the same		
TEST des, src	AND the operands to update	$; AL = 0101\ 0001$
	flags, but donot change operands	TEST AL, 80h.
		; This instruction would
100 100 100 100 100 100	test conditions.CF and OF are	; test if the MSB bit of the AL
isarir di ta	both set to zero, PF, SF and ZF	; register is zero or one. After
1	are all updated, AF is left	the TEST operation ZF will
I Down of the	undefined after the operation.	; be set to 1 if the MSB of AL
4.7	1004 Tours 100 Constant	; is zero.
SHL/SAL des,	Shift bits of word or byte left, by	SAL/BX, 01
count	count. It puts zero(s) in LSB(s).	; if $CF = 0$
4, 4 T 1 T 2.	MSB is shifted into the carry flag.	$; BX = 1000\ 1001$
	If more than one bits are shifted	; result ; CF = 1
(0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	left, then the CF gets the most	; BX = 0001 0010
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	recently moved MSB. If the	Marka kang
harry a stally	number of bits desired to be	line and
Burn Ale	shifted is only 1, then the	
Land the time	immediate number. 1 can be	10 84
	written as one of the operands.	
B A SECTION		
Lague Margaratin		
	one, then the second operand is	 T + 12 X, \$40 4
	put in CL register.	
SHR des, count	It shifts bits of a byte or word to	SHR BX,01
	register put zero in MSB. LSB is	; if $CF = 0$
	moved into CF.	$; BX = 1000\ 1001$
	A STATE OF THE STA	; result: CF = 1
		; $BX = 0100 \ 0100$
Lighter which go	After the following the second	MOV: CŁ, 02 grad zadogo dago o
Mark (a.b. 1 b)	Hilliam to the control of the	SHR BX, CL
,,		; with same BX, the
		; result would be
		CF=0
	4. 5 · 19 · 18 / 10 · 10 · 10 · 10 · 10 · 10 · 10 · 10	$; BX = 0010\ 0100$
SAR des, count	Shift bits of word or byte right,	; AL=0001 1101 = +29
	but it retains the value of new	; decimal, CF = 0
	MSB to that of old MSB. This is	SAR AL, 01
	also called arithmetic shift	AL = 0000 1110 = +14
	operation, as it does not change	; decimal, CF = 1
	the MSB, which is sign bit of a	; OF = PF = SF = ZF = 0
	number:	$; BH = 1111\ 0011 = -13$
	k atma i jeun jeley elemen g	; decimal
		SAR BH,01
1	V365 - 13 1 - 1341	; BH = 1111 1001 = -7
.h		
	gradiction of the most of	; decimal, CF =1
	ner opver direction et al.	
ROL des, count	Rotate bits of word or byte left,	; decimal, CF =1
ROL des, count	Rotate bits of word or byte left, MSB is transferred to LSB and	; decimal, CF =1
ROL des, count	Rotate bits of word or byte left, MSB is transferred to LSB and also to CF. Diagrammatically, it	; decimal, CF =1
	Rotate bits of word or byte left, MSB is transferred to LSB and also to CF. Diagrammatically, it can be represented as:	; decimal, CF =1
	Rotate bits of word or byte left, MSB is transferred to LSB and also to CF. Diagrammatically, it can be represented as:	; decimal, CF =1
्राहरून्य ्र	Rotate bits of word or byte left, MSB is transferred to LSB and also to CF. Diagrammatically, it can be represented as:	; decimal, CF =1
	Rotate bits of word or byte left, MSB is transferred to LSB and also to CF. Diagrammatically, it can be represented as: CF MSB LSB	; decimal, CF =1
2 18 sef (4 / 1) - 1	Rotate bits of word or byte left, MSB is transferred to LSB and also to CF. Diagrammatically, it can be represented as: CF MSB LSB	; decimal, CF =1 ; OF = ZF = 0; PF = SF = 1
production of the second secon	Rotate bits of word or byte left, MSB is transferred to LSB and also to CF. Diagrammatically, it can be represented as: CF MSB LSB	; decimal, CF =1 ; OF = ZF = 0; PF = SF = 1
7. 35-6440. 3 7. 31-4 1. 31-31 (0.10) 1111-111 (0.10)	Rotate bits of word or byte left, MSB is transferred to LSB and also to CF. Diagrammatically, it can be represented as: CF MSB LSB The operation is called rotate as it	; decimal, CF = 1 ; OF = ZF = 0; PF = SF = 1
7. 02.00 (0.70) 1. 02.00 (0.70) 1111.111.00001	Rotate bits of word or byte left, MSB is transferred to LSB and also to CF. Diagrammatically, it can be represented as: CF MSB LSB The operation is called rotate as it circulates bits. The operands can	; decimal, CF =1 ; OF = ZF = 0; PF = SF = 1
238-6640. (2006-711-4 211-211-60064 21-211-60064	Rotate bits of word or byte left, MSB is transferred to LSB and also to CF. Diagrammatically, it can be represented as: CF MSB LSB The operation is called rotate as it	; decimal, CF =1 ; OF = ZF = 0; PF = SF = 1

Microprocessor Architecture



Check Your Progress 2

- Point out the error/errors in the following 8086 assembly instruction (if any)?
 - a. PUSHF AX
 - b. MOV AX, BX
 - c. XCHG MEM_WORD1, MEM_WORD2
 - d. AAA BL, CL

	e. Thiv Ax; CH 1/2	
2.	State True or False in the context of 8086 assembly language.	F
	(a) LEA and MOV instruction serve the same purpose. The only difference between the two is the type of operands they take.	
	(b) NEG instruction produces 1's complement of a number.	ļ
	(c) MUL instruction assumes one of the operands to be present in the AL or AX register.	
•	(d) TEST instruction performs an OR operation, but does not change the value of operands.	ue
	(e) Suppose AL contains 0110 0101 and CF is set, then instructions ROL AL and RCL AL will produce the same results.	. ·

1.5.4 Program Execution Transfer Instructions

These instructions are the ones that causes change in the sequence of execution of instruction. This change can be through a condition or sometimes may be unconditional. The conditions are represented by flags. For example, an instruction may be jump to an address if zero flag is set, that is the last ALU operation has resulted in zero value. These instructions are often used after a compare instruction, or some arithmetic instructions that are used to set the flags, for example, ADD or SUB. LOOP is also a conditional branch instruction and is taken till loop variable is below a certain count.

Please note that a "/" is used to separate two mnemonics which represent the same instruction.

MNEMONIC	DESCRIPTION	EXAMPLE
CALL proc 1	This function results in a	CALL procl
	procedure/ function call. The	CALL proc2
	return address is saved on the	The new instruction
* *	stack. There are two basic types	address is determined by
	of CALLS. NEAR or Intra-	name declaration proc1 is
	Segment calls: if the call is made	a near procedure, thus,
;	to a procedure in the same	only IP is involved. proc2
-	segment as the calling program.	involves new CS: IP pair.
	FAR or Inter segment call: if the	On call to proc1
	call is made to a procedure in the	stack ← IP
	segment, other than the calling	IP ← address offset of
	program. The saved return	proc1
	address for NEAR procedure	on call to proc2
	call is just the IP. For FAR	Stack [top] ← CS
^	Procedure call IP and CS are	Stack [top] ← IP
,	saved as return address.	CS ← code segment of
		proc2
,		IP ← address offset of
		proc2
		Here we assume that procl
].		is defined within the same
		segment as the calling
	·	procedure, while proc2 is
		defined in another
		segment. As far as the
:	,	calling program is
	,	concerned, both the
		procedures have been
		called in the same manner.
		But while declaring these
		procedures, we declare
1.		procl as NEAR procedure
	,	and proc2 as FAR
		procedure, as follows:
·		procl PROC NEAR
		proc2 PROC FAR
	A procedure can also be called	LEA BX, procl
	indirectly, by first initializing	; initialize BX with the
	some 16-bit register, or some	; offset of the procedure
	other memory location with the	; procl
	new addresses as follows.	CALL BX
	•	; CALL procl indirectly
		; using BX register
RET number	It returns the control from	RET 6

JA/JNBE	Jump if above / Jump if not	
j.		
{	are self explanatory.	THE WALLAND STAND GOLD AL
	All the conditional jump instruction	
		; jump to occur.
•		; will cause the conditional
		; if applied instead of JE,
		; equal) jump instructions
		above or
-		above), ; or JAE (Jump
		; to) or JA (Jump if
		; JNE (Jump if not equal
*	, A	; executed. However, if
		; jump instruction will be
	·	; instruction to conditional
		; the jump will not take ; place and the next
		; CX is not equal to BX; the jump will not take
•		; in the above example as
		; instruction
		; through to next
		; simply falls
		; otherwise the control
		; a jump to LABEL1,
		; BX, it makes
		; it is set implying CX =
	·	; checks for the ZF, and if
, i		; now be applied, which
		; conditional jump can
		JE LABELI
		; and the CF.
		; various flags like the ZF,
	flag.	; this instruction will set
	I	CMP CX, BX
1	any instruction that affects the	
Constitution and	some conditional statement, or	MOV EX, 03
Conditional Jump	All the conditional jumps follow	MOV CX, 05
	FAR jump, just like CALL.	; to be transferred.
	JMP can be a NEAR JMP or a	; where the control needs
	initialised with the offset value.	; offset of the instruction,
	be a register that has been	; initialize BX with the
	within the program, or it could	JMP BX
	which jump has to take place	; to be transferred.
	label assigns the instruction to	; where the control needs
	from the label specified. The	; given to the instruction
	address and get next instruction	; CONTINUE is the label
JMP Label	Unconditionally go to specified	JMP CONTINUE
		; affect any flags.
		; instruction does not
	also be followed by a number.	; programmer. RET
	is restored. RET instruction can	; created by the
	far procedure the CS:IP pair get	; temporary parameters
	restored from stack. While for	; the local parameters, or
	of the instruction pointer is	; the stack. This cancels
	from near procedure the values	; registers (for far) from
	FAR procedure call. For return	; (for new) or IP and CS
,	causes return from NEAR or	; after popping off the IP
-	instruction. A RET instruction,	; pointer by this number
ſ	Every CALL should be a RET	; increments the stack
1		l .

JAE/JNB	Jump if above or equal/ Jump if	
	not below	·
JB/JNAE	Jump if below/ Jump if not	. i
3,4	above nor equal	Charles Control
JBE/JNA	Jump if below or equal/ Jump if	4 1
	not above	
JC	Jump if carry flag set	
JE/JZ	Jump if equal / Jump if zero flag	124
and the street of	is set	
JNC	Jump if not carry	
JNE/JNZ	Jump if not equal / Jump if zero	
· · · · · · · · · · · · · · · · · · ·	flag is not set	
.JO	Jump if overflow flag is set	
JNO	Jump if overflow flag is not set	Carrier 1870s
JP/JPE	Jump if parity flag is set / Jump	
<u></u>	if parity even	***
JNP/JPO	Jump if not parity / Jump if	1 1 m2
TO/DILP	parity odd	
JG/JNLE	Jump if greater than / Jump if	
T A 170 TT	not less than nor equal	
JA/JNL	Jump if above / Jump if not less	
	than	<u> </u>
JL/JNGE	Jump if less than / Jump if not	
TT D/DIO	greater than nor equal	- ,
JLE/JNG	Jump if less than or equal to /	o series
	Jump if not greater than	
JS	Jump if sign flag is set	
JNS	Jump if sign flag is not set	I ot we account to
LOOP label	This is a looping instruction of assembly. The number of times	; Let us assume we want to ; add 07 to AL register,
i Language de co llège	the looping is required is placed	; three times.
A Commence of the	in CX register. Each iteration	MOV CX,03
	decrements CX register by one	; count of iterations
	implicitly, and the Zero Flag is	L1: ADD AL,07
	checked to check whether to	LOOP L1; loop back to L1,
	loop again. If the zero flag is not	; until CX
1,11	set (CX is zero) greater than the	: becomes equal to zero
e Santa	control goes back to the	; Loop affects no flags.
	specified label in the instruction,	•
	or else the control falls through	,
	to the next instruction. The	
	LOOP instruction expects the	
	label destination at offset of -	[
garage (1995) in the Samuel Allendar (1995) in the Samuel (1995) in t	128 to +127 from the loop	
4 37	instruction offset.	
LOOPE/ LOOPZ	Loop through a sequence of	Let us assume we have an
label	instructions while zero flag = 1	array of 20 bytes. We want
	and CX is not equal to zero.	to see if all the elements of
	There are two ways to exit out of	that array are equal to
***	the loop, firstly, when the count	OFFh or not. To scan 20
e e e	in the CX register becomes equal	elements of the array, we
Tanan sa	to zero, or when the quantities	loop 20 times. And we
	that are being compared become	come out of the loop,
	unequal.	when either the count of
		iterations has become
•		equal to 20, or in other words CX register has
		Words CA register nas

Microprocessor Architecture

		decremented to zero,
		which means all the
	{	elements of the array are
-		equal to 0FFh, or an element in the array is
	•	found which is not equal
		to 0FFh. In this case, the
		CX register may still be
		greater than zero, when the control comes out. This
		can be coded as follows:
j		(Please note here that you
		might not understand
		everything at this place,
	·	that is because you are still not familiar with the
}		various addressing modes.
4	}	Just concentrate on the
		LOOPE instruction):
		MOV BX, OFFSET ARRAY; Point BX at the start
		; of the ARRAY
		DEC BX; put number of
		; array elements in CX
		MOV CX,10 L1: INC BX; point to
		; next element in array
		CMP [BX],0FFh
		; compare array element
		; with 0FFh LOOPE L1
		; When the control comes
		; out of the loop, it has
		; either scanned all the ; elements and found them
		; to be all equal to 0FFh, or
		; it is pointing to the first
		; non-0FFh, element in the
LOOPNE/LOOPNIZ	This is a second to the second	; array.
LOOPNE/LOOPNZ label	This instruction causes Loop through a sequence of	
	instructions while zero flag = 0	
}	and CX is not equal to zero. This	
	instruction is just the opposite of	
	the previous instruction in its functionality.	
JCXZ label	Jump to specified address if CX	This instruction is useful
	=0. This instruction will cause a jump, if the value of CX register	when you want to check whether CX is zero even
	is zero. Otherwise it will proceed	prior to entering into a
	with the next instruction in	loop. Please note that
}	sequence.	LOOP instruction executes
		the loop at least once before decrementing and
}		checking the value of CX
		register. Thus, CX=0 will
		execute the loop once and
	<u> </u>	decrement the CX register,

	making it 0FFFFh, which is non zero: This will cause FFFFh times
	execution of loop. To avoid such type of conditions you can proceed as follows:
	JCXZ SKIP _LOOP ; if CX is already 0, skip ; loop L1: SUB [BX],07h
/ · · /	INC BX LOOP L1 ; loop until CX=0 SKIP LOOP:

In addition to these instructions, there are other interrupt handling instructions also, which too transfer the control of the program to some specified location. We will discuss these instructions in later units.

1.5.5 String Instructions

These are a very strong set of 8086 instructions as these instructions process strings, in a compact manner, thus, reducing the size of the program by a considerable amount. "String" in assembly is just a sequentially stored bytes or words. A string often consists of ASCII character codes. A subscript B following the instruction indicates that the string of bytes is to be acted upon, while "W" indicates that it is the string of words that is being acted upon.

MNEMONIC	DESCRIPTION	EXAMPLES
REP	This is an instruction prefix. It	REP MOVSB STR1, STR2
	causes repetition of the following	The above example copies
1	instruction till CX becomes zero.	byte by byte contents. The
	REP. It is not an instruction, but it	CX register is initialized to
·	is an instruction prefix that causes	contain the length of source
*	the CX register to be decremented.	string REP repeats the
	This prefix causes the string	operation MOVSB that
	instruction to be repeated, until CX	copies the source string byte
	becomes equal to zero.	to destination byte. This
		operation is repeated until
		the CX register becomes
		equal to zero.
REPE/REPZ	It repeats the instruction following	
	until CX =0 or ZF is not equal to	
,	one. REPE/REPZ may be used	
· .	with the compare string instruction	april 1
	or the scan string instruction.	· ·
	REPE causes the string instruction	
	to be repeated, till compared bytes	
	or words are equal, and CX is not	
	yet decremented to zero.	
REPNE/REPNZ	It repeats instruction following it	
	until CX =0 or ZF is equal to 1.	•
	This comparison here is just	
	inverse of REPE except for CX,	
	which is checked to be equal to	
	zero.	
MOVS/MOVSB/	It causes moving of byte or word	Assumes both data and extra
MOVSW	from one string to another. This	segment start at address 1000

	 instruction assumes that: Source string is in Data segment. Destination string is in extra data segment SI stores offset of source string in extra segment DI stores offset of destination string is in data segment CX contains the count of operation A single byte transfer requires; One byte transfer from source string to destination Increment of ! I and DI to next byte Decrement count register that is CX register 	in the memory. Source string starts at offset 20h and the destination string starts at offset 30h. Length of the source string is 10 bytes. To copy the source string to the destination string, proceed as follows: MOV AX,1000h MOV DS,AX; initialize data segment and MOV ES,AX; extra segment MOV SI,20h MOV DI,30h; load offset of start of; source string to SI; Load offset of start of; destination string to DI MOV CX,10; load length of string to CX; as counter REP MOVSB; Decrement CX and; MOVSB until; CX =0; after move SI will be one; greater than offset of last; byte in source string, DI; will be one greater than; offset of last destination; string. CX will be equal
CMPS/CMPSB/ CMPSW	It compares two string bytes or words. The source string and the destination strings should be present in data segment and the extra segment respectively. SI and DI are used as in the previous instruction. CX is used if more than one bytes or words are to be compared, however for such a case appropriate repeating prefix like REP, PEPE etc. need to be used.	; to zero. MOV CX,10 MOV SI,OFFSET SRC_STR ; offset of source ; string in SI MOV DI, OFFSET DES_STR ; offset of destination ; string in DI REPE CMPSB ; Repeat the comparison of ; string bytes until ; end of string or until ; compared bytes are not ; equal.
SCAS/SCASB/ SCASW	It scans a string. Compare a string byte with byte in AL or a string word with a word in AX. The instruction does not change the operands in AL (AX) or the operand in the string. The string to be scanned must be present in the extra segment, and the offset of the string must be contained in the DI register. You can use CX if operation is to be repeated using REP prefixes.	MOV AL, 0Dh; Byte to be scanned; for in AL MOV DI,OFFSET DES_STR MOV CX,10 REPNE SCAS DES_STR; Compare byte inDES_STR; with byte in AL register; Scanning is repeated while; the bytes are not equal and; it is not end of string. If a; carriage return 0Dh is; found, ZF = DI will point;

		at the next hate offer the
		at the next byte after the
		; carriage return. If a
		; carriage return is not
. `		; found then, $ZF = 0$ and
		; $CX = 0$. SCASB or
) .		; SCASW can be used to
·		; explicitly state whether
		; the byte comparison or the;
		word comparison is
	<u> </u>	; required.
LODS/LODSB/	It loads string byte into AL or a	MOV SI,OFFSET SRC_STR
LODSW	string word into AX. The string	LODS SRC_STR
	byte is assumed to be pointed to by	; LODSB or LODSW can
	SI register. After the load, the SI	; be used to indicate to the
Ì	pointer is automatically adjusted to	; assembler, explicitly,
	point to the next byte or word as	; whether it is the byte that
	the case may be. This instruction	; is required to be loaded or
	does not affect any flag.	; the word.
STOS/STOSB/	It stores byte from AL or word	MOVDI,OFFSET DES_STR
STOSW	from AX into the string present in	STOSB DES_STR
	the extra segment with offset given	[.]
	by DI. After the copy, DI is	
	automatically adjusted to point to	
	the next byte or word as per the	
	instruction. No flags are affected.	

1.5.6 Processor Control Instructions

The objectives of these instructions are to control the processor. This raises two questions:

How can you control processor, as this is the job of control unit? How much control of processor is actually allowed?

Well, 8086 only allows you to control certain control flags that causes the processing in a certain direction, processor synchronization if more than one processors are attached through LOCK instruction for buses etc.

Note: Please note that these instructions may not be very clear to you right now. Thus, some of these instructions have been discussed in more detail in later units. You must refer to further readings for more details on these instructions.

MNEMONIC	DESCRIPTION	EXAMPLE
STC	It sets carry flag to 1.	
CLC	It clears the carry flag to 0.	
СМС	It complements the state of the carry flag from 0 to 1 or 1 to 0 as the case may be.	CMC; Invert the carry flag
STD	It sets the direction flag to 1. The string instruction moves either forward (increment SI, DI) or backward (decrement SI, DI) based on this flag value. STD instruction does not affect any other flag. The set direction flag causes strings to move from right to left.	
CLD	This is opposite to STD, the string	CLD

	operation occurs in the reverse	; Clear the direction flag
	direction.	; so that the string pointers
		; auto-increment.
		MOV AX,1000h
}	1	MOV DS, AX
		; Initialize data segment
		; and extra segment
		MOV ES, AX
	1	MOV SI, 20h
	1	; Load offset of start of
}	1	; source string to SI
1]	MOV DI,30h
		; Load offset of start of
		; destination string to DI
(· 	l	MOV CX,10
	ł	; Load length of string to
}	1	; CX as counter
)	1	REP MOVSB
	•	; Decrement CX and
	{	; increment
	1	; SI and DI to point to next
{	}	; byte, then MOVSB until
1	<u></u>	_ ; CX = 0

There are many process control instructions other than these; you may please refer to further reading for such instructions. These instructions include instructions for setting and closing interrupt flag, halting the computer, LOCK (locking the bus), NOP etc.

1.6 ADDRESSING MODES

The basic set of operands in 8086 may reside in register, memory and immediate operand. How can these operands be accessed through various addressing modes? The answer to the question above is given in the following sub-section. Large number of addressing modes help in addressing complex data structures with ease. Some specific Terms and registers roles for addressing:

Base register (BX, BP): These registers are used for pointing to base of an array, stack etc.

Index register (SI, DI): These registers are used as index registers in data and/or extra segments.

Displacement: It represents offset from the segment address.

Addressing modes of 8086

Mode	Description	Example
Direct	Effective address is the displacement of memory variable.	
Register Indirect	Effective address is the contents of a register.	[BX] [SI] [DI] [BP]
Based	Effective address is the sum of a base register and a displacement.	LIST[BX] (OFFSET LIST + BX) [BP + 1]
Indexed	Effective address is the sum of an index register and a displacement.	LIST[SI] [LIST +DI] [DI + 2]
Based Indexed		[BX + SI]

31

	Effective address is the sum of a base and an index register.	[BX][DI] [BP + DI]
Based Indexed with displacement	of a base register, an index register, and a displacement.	[BX + SI + 2]

1.6.1 Register Addressing Mode

Operand can be a 16-bit register:

Addressing Mode	Description	Example
AX, BX, CX, DX, SI,	In general, the register	MOV AL,CH
DI,BP,IP,CS,DS,ES,SS	addressing mode is the most	MOV AX,CX
Or it may be AH, AL, BH, BL,	efficient because registers are	
CH, CL, DH, DL	within the CPU and do not	
	require memory access.	

1.6.2 Immediate Addressing Mode

An immediate operand can be a constant expression, such as a number, a character, or an arithmetic expression. The only constraint is that the assembler must be able to determine the value of an immediate operand at assembly time. The value is directly inserted into the machine instruction.

MOV AL,05

Mode	Description	Example
Immediate	Please note in the last	MOV AL,10
	examples the expression (2	MOV AL,'A'
	+ 3)/5, is evaluated at	MOV AX,'AB'
	assembly time.	MOV AX, 64000
		MOV AL, (2 + 3)/5

1.6.3 Direct Addressing Mode

A direct operand refers to the contents of memory at an address implied by the name of the variable.

Mode	Description	Example
DIRECT	The direct operands are also	MOV COUNT, CL
·	called as relocatable operands	; move CL to COUNT (a
	as they represent the offset of	; byte variable)
1	a label from the beginning of a	MOV AL,COUNT
[segment. On reloading a	; move COUNT to AL
<u>'</u>	program even in a different	JMP LABEL1
	segment will not cause change	; jump to LABEL1
{	in the offset that is why we	MOV AX,DS:5
	call them relocatable. Please	; segment register and
` ·	note that a variable is	; offset
,	considered in Data segment	MOV BX,CSEG:2Ch
\ ·	(DS) and code label in code	; segment name and offset
	segment (SS) by default. Thus,	MOV AX,ES:COUNT
	in the example, COUNT, by	; segment register and
		; variable.

	default will be assumed to be in data segment, while LABEL 1, will be assumed to be in code segment. If we specify, as a direct operand then the address is non-relocatable. Please note the value of segment register will be known only at the run time.	; The offsets of these ; variables are calculated ; with respect to the ; segment name (register) ; specified in the ; instruction.
--	--	--

1.6.4 Indirect Addressing Mode

In indirect addressing modes, operands use registers to point to locations in memory. So it is actually a register indirect addressing mode. This is a useful mode for handling strings/ arrays etc. For this mode two types of registers are used. These are:

- Base register BX, BP
- Index register SI, DI

BX contain offset/ pointer in Data Segment BP contains offset/ pointer in Stack segment. SI contains offset/pointer in Data segment. DI contains offset/pointer in extra data segment.

There are five different types of indirect addressing modes:

- 1. Register indirect
- 2. Based indirect
- 3. Indexed indirect
- 4. Based indexed
- 5. Based indexed with displacement.

Mode	Description	Example
Register	Indirect operands are	MOV BX, OFFSET ARRAY
indirect	particularly powerful when	; point to start of array
	processing list of arrays,	MOV AL,[BX]
	because a base or an index	; get first element
	register may be modified at	INC BX
	runtime.	; point to next
	·	MOV DL,[BX]
		; get second element
		The brackets around BX signify
		that we are referring to the contents
		of memory location, using the
		address stored in BX.
		In the following example, three
		bytes in an array are added together:
		MOV SI,OFFSET ARRAY
	}	; address of first byte
	·	MOV AL,[SI]
	1	; move the first byte to AL
		INC SI
		; point to next byte
		ADD AL,[SI]
· •	•	; add second byte
		INC SI
		; point to the third byte
	#	ADD AL,[SI]
		; add the third byte

Assembly Language Programming

Dec 4 Te 1	T	
Based Indirect	Based and indirect addressing	; Register added to an offset
and Indexed	modes are used in the same	MOV DX, ARRAY[BX]
Indirect	manner. The contents of a	MOV DX,[DI + ARRAY]
}	register are added to a	MOV DX,[ARRAY + SI]
}	displacement to generate an	; Register added to a constant
	effective address. The register	MOV AX,[BP + 2]
	must be one of the following:	MOV DL,[DI – 2]; DI + (-2)
	SI, DI, BX or BP. If the	MOV DX,2[SI]
	registers used for	, , ,
	displacement are base	
	registers, BX or BP, it is said	
ļ	to be base addressing or else	
	it is called indexed	
	addressing. A displacement is	
	either a number or a labei	-
	whose offset is known at	
	assembly time. The notation	
	may take several equivalent	
	forms. If BX, SI or DI is	
	used, the effective address is	
•	usually an offset from the DS	
ĺ	register; BP on the other	
	hand, usually contains an	
	offset from the SS register.	
	oriset from the 35 register.	

Mode	Description	Example
Based Indexed	In this type of ad lressing the operand's effective address is	MOV AL,[BP] [SI] MOV DX,[BX + SI]
	formed by combining a base	ADD CX,[DI] [BX]
	register with an index register.	; Two base registers or two
Ì	register with an index register.	; index registers cannot be
Ì		; combined, so the
Ì		; following would be
		; incorrect:
	·	MOV DL,[BP + BX]
		; error : two base registers
		MOV AX,[SI + DI]
		; error : two index registers
Based Indexed with	The operand's effective	MOV DX,ARRAY[BX][SI]
Displacement	address is formed by	MOV AX, [BX + SI +
j	combining a base register, an	ARRAY] ADD DL,[BX + SI + 3]
	index register, and a displacement.	SUB CX, ARRAY[BP +
}	displacement.	SI)
		Two base registers or two
}		index registers cannot be
		combined, so the
	}	following would be
		incorrect:
	• .	MOV AX,[BP + BX + 2]
		MOV DX,ARRAY[SI +
		DI]

Check Your Progress 3

State True or False. 1. CALL instruction should be followed by a RET instruction.

2.	Conditional jump instructions require one of the flags to be tested.
3.	REP is an instruction prefix that causes execution of an instruction until CX value become 0.
4.	In the instruction MOV BX, DX register addressing mode has been used.
5.	In the instruction MOV BX,ES:COUNTER the second operand is a direct operand.
б.	In the instruction ADD CX, [DI] [BX] the second operand is a based index operand, whose effective address is obtained by adding the contents of DI and B registers.
7.	The instruction ADD AX,ARRAY [BP + SI] is incorrect.
1.	7 SUMMARY
- a	summarize the features of 8086, we can say 8086 has: 16-bit data bus
	20-bit address bus
	PU is divided into Bus Interface Unit and Execution Unit
	byte instruction prefetch queue egmented memory
	general purpose registers (each of 16 bits)
	struction pointer and a stack pointer
	et of index registers
	owerful instruction set
- po	
- po	owerful addressing modes
- po - po - de	esigned for multiprocessor environment
- po - po - de	- · · · · · · · · · · · · · · · · · · ·
- po - po - do - av	esigned for multiprocessor environment
- po - do - av You	esigned for multiprocessor environment vailable in versions of 5Mhz and 8Mhz clock speed. u can refer to further readings for obtaining more details on INTEL and Motorolaties of microprocessors.
- po - po - do - av	esigned for multiprocessor environment vailable in versions of 5Mhz and 8Mhz clock speed. u can refer to further readings for obtaining more details on INTEL and Motorolates of microprocessors.
- po - do - av Your Series	esigned for multiprocessor environment variable in versions of 5Mhz and 8Mhz clock speed. u can refer to further readings for obtaining more details on INTEL and Motorolaties of microprocessors. 8 SOLUTIONS/ANSWERS
- po - do - av Your Series	esigned for multiprocessor environment vailable in versions of 5Mhz and 8Mhz clock speed. u can refer to further readings for obtaining more details on INTEL and Motorolaties of microprocessors.

- 1. It improves execution efficiency by storing the next instruction in the register queue.
- 2. a) $0100 \times 10h$ (-16 in decimal) + 0020h = 01000h + 0020h = 01020h
 - b) 0200h × 10h + 0100h = 02000h + 0100h = 02100h
 - c) $4200h \times 10h + 0123$

Microprocessor Architecture

- =42000h+0123h
- = 42123h
- 3. a) False b) True c) True d) False

Check Your Progress 2

- 1. (a) PUSHF instructions do not take any operand.
 - (b) No error.
 - (c) XCHG instruction cannot have two memory operands
 - (d) AAA instruction performs ASCII adjust after addition. It is used after an ASCII Add. It does not have any operands.
 - (e) IDIV assumes one operand in AX so only second operand is needed to be specified.
- 2. (a) False
 - (b) False
 - (c) True
 - (d) False
 - (e) False

Check Your Progress 3

- 1. False
- 2. True
- 3. True
- 4. True
- 5. True
- 6. True
- 7. False