XDezo



CERTIFICATE OF COMPLETION

THIS IS TO CERTIFY THAT

Mr. Samir Bahadur Thapa

Has completed the 60 hours Full Stack Web Development with PHP Laravel Training Program organized by Mount Annapurna Campus and delivered by XDezo Technologies Pvt. Ltd. This certificate is awarded in recognition of dedication to excellence, demonstrated proficiency in Full Stack Web Development with PHP Laravel, and successful completion of the training program.

Conducted from 05th, February - 15th March, 2023

Congratulations on your achievement in advancing your skills in Full Stack
Web Development with PHP Laravel. Your commitment to professional growth is
commendable.

Jones

Mr. Pawan Raj Bhatta Trainer

XDezo Technologies

Mr. Surya Bahadur G.C

Campus Director Mount Annapurna Campus (dem)

Mr. Dammar Khadayat Managing Director XDezo Technologies









DIGITAL LOGIC BSC.CSIT

SUMBITTED BY:

Samir Bdr Thapa

SUMBITTEITO:

Er. Satyam Gautam

INDEX

S.NO	EXPERIMENT	DATE	SIGNATURE
1	TO STUGY AND VERIFY TRUTH	2080/10/25	
	TABLE OF AND, OR, NOT		. 0
	109TC GATES.		5 /03
2	TO STUDY AND VERTEY	2080/11/18	(6W
	THE TABLE OF FULL ADDE	2	,
	USENG XOR, OR, MAND		
	GATE		. 0
3.	PO DESTON AND PMPLEMEN-	2080111123	13
	TATON OF JK. FILP-Flop		03/
И.	TO DESTEN A CTROUT FROM	2080/12/30	1/20
	GIVEN BOOLEAN EXPRESSION		03/2
5.	TO DEPLOY NAND AND NOR	2080/12/12	
	GATE AS UNTUFRSAL GATE		
	2000		
100			
-			

OBJECTIVE:

TO STUDY AND VERIFY THE TRUTH TABLE OF AND, OR, NOT LOGIC GATES.

COMPONENTS:

@AND Gate: 96096RMI SN74AISIIAN

@ OR Gate: P89189 CO4095BCN MM5765BN

3 NOT Gate: FPO11850 74FOUPC

APPARATUS:

Smart digital Logic trainer Kit, AC Power

THEORY:

Logic gate is a simple switching circuit that determine wheather and i-autput pulse can passed through to output in digital circuit logic gate are the building blocks of digital circuit. Basically gates can be bake two or more input and produce one output take two or more input and produce one output

Types of logic Gates:


(1) AND Gate


@ Symbol



73	-	-	THE REAL PROPERTY.	-	THOUSAND .	empheed	
(b)	Tr	u	th	t	a	6	e

Input	5	Output
A	B	C
10	0	0
0	1	0
1	0	0
1	1	1





@ Boolean Expression C=A-B

- Ogist: output is 1, when all input are 1
- 2. OR Gate:

10

0

@ symbol



6) Truth table

Input	15	output
A	B	C'
0	0	0
0	1	11_
1	0	1
1	1	1

OBoolean Expression:


C= A+13

@ Gist output is 1, when at least one input is 1.

@ venn-dragram C= AUB 3 NOT gate: @ Symbol m 6) Fruth table Inputs Output m output Input A

- © Boolean expression
 C=A
- Output is opposite of input.

@ venn



C= A

PROCEDURE:

17

· Test required all IE's.

· hive various combinations of inputs and check the outputs.

· Repeat the praedure for each 11's.

OBSERVATION TABLE:

for AND and OR Gate

		Inputs	- I was a second control of the second	OUTPUTS 3 ANDCIEO ORCLEO)		
	LED 1	Inputs LED 2	LEO 3	ANDLLEON	OR (LEO)	
0	OFF	off	OFF	OFF	Off	
1	OFF	Off	Green	Off	Green	
2	OFF	Green	DFF	OFF	Green	
3	OFF	Green	Green	OFF	Green	
4	Green	OFF	OFF	Off	Green	
5	Green	OFF	Green	OFF	Green	
6	Green	Green	OFF	OFF	Green	
7	Green	Green	Grean	Green	Green	

FOR NOT Gate

SN	Oloput	Output
	LED 1	NOTCLED)
1.	OFF	ON
2.	Green	OFF

RESULT AND ANALYSTS.

AND GATE:

The Output of an AND Gate is only 1 if all its input are 1. For all other possible inputs and outputs is 0. When all the lea LEO's are green, then the Output LEO is green otherwise output LEO is off.

The output of an OR Gate is a 1 of inputs one 1, but output is 0 if all inputs are 0. when one or all inputs leds are green, output led is green otherwise led is off.

NOT GATE:
When logic 1 is applied to NOT Gate, then output becomes zero. When input LED is green, the output LED off vice versa.

CONCLUSION:

Boolean expression was realized for AND, OR, NOT gates.

OBJECTIVE: TO STUDY AND VERTEY THE TRUTTH TABLE OF FULL ADDER USING XOR, AND, OR GATE

COMPONENTS:

@ SN74511N (AND Gate) @ 944(86AN (X-OR) @ (04075BE (OR)

APPARATUS

@ Smart Digital Logical trainer Kit (b) AC Power Supply (c) Connecting Circuit


THEORY:


In Haif Adder adding of carry is not possible. So, to overcome the Unitation faced with Maif adder full adder are implemented.

It is a anthemotic combinational logic circuit that performs addition of three single bits. It contains three input (A,B,Cin) and produces two outputs (Sum and Cout).

Truth table:

En	ruts		Ou	touts
A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0/	1	0	1
1	1	0	0	Î
1	1	1	1	1





OBSERVATION TABLE

SN	LED LED	EFD!
1	OFF OFF	Hold
2	OFF GREEN	OFF
3	GREEN OFF	RED
4	CAREEN GREEN	TOGHIE

RESULT AND ANALYSIS:

The output of the Ik-fip is changed by bringing a small change in input signal. This change can be brought with the help of clockpulse. So, the out put is changed only when the clockpulse is RED (HIGH).

When the both the inputs are off the tapet output is on hold that means no changes appear when the inputs I is off and k is GREEN. The output is off And when the inputs I' is GREEN the output is off And the when the inputs I' is GREEN and k' is off the Output is RED (ON). And when both the inputs are GREEN the output toggles.

CONCLUSION:

The "invalid" state of SR flip-flop is elimina-

OBJECTIVE: DESIGN AND IMPLEMENTATION OF JK FITP-FLOP

COMPONENTS:

HD7415768P

APPARATUS:

6 Smort digital trainer kit

O connecting wires.

THEORY:

The name Jk flip-flop is termed from the inventor Jack Kilby from texas instruments. Due to its versatility they are available as IC packages. The major application of JK flipflop are shift register, storage registers, counters and control circuit. Inspite of the simple wiring of D type flipflop, Jk flipflop has a toggling nature. This has been an added advantage. Hence they are mostly used in counters and PWM generation, etc. Here we are using NAND gates for demonstrating the Jk Flip flop

whenever the clock signal is low, the input is never going to offect output state. The clock to be high for the inputs to get active. Thus, Jk flipflop is a controlled Bi-stable Latch where the clock signal is the control signal. Thus, the OBJECTIVE: DESIGN AND IMPLEMENTATION OF JEK FITP-FLOP

COMPONENTS:

HD7415768P


APPARATUS:

- @ Smort digital trainer kit
- @ connecting wires.

THEORY:

The name JK flip-flop is termed from the inventor Jack Kilby from texas instruments. Due to Its versatility they are available as IC packages. The major application of Jk flipflop are shift register, storage registers, counters and control circuit. Inspite of the simple wiring of D type flipflop, Jk flipflop has a toggling nature. This has been an added advantage. Hence they are mostly we are using NAND gates for demonstrating the Jk Flip flops


whenever the clock signal is low, the input is never going to offect output state. The clock to be high for the inputs to get active. Thus, Jk flipflop is a controlled Bi-stable Latch where the clock signal is the control signal. Thus, the in between the inputs (I, k, Clk and ClR) and ground these switches helps to shift the inputs between High and Low voltage ground these switches helps to shift the inputs between High and low. Voltages when the switch is off, corresponding input will be High. Similarly, if the switch is ON, corresponding input will be Low. 5V is given from a SV voltage regulator Output off, corresponding input toill be town SV is given is connected to LED's through current limiting registors.



Pinout diagram of 74B

Pinout diagram of 7473 is given below. Each 7473 has two master-slove Ik flipflop. Half portion of IC, above VCC and ground constitutes the first flip-flop and the half portion below VCC and Ground constitutes the second master slave flip-flop.

Ik output has two stable states based on the inputs which have been discused below.



Symbol: Jk flip-flop

7473 is a commonly used moster-slave J-k flipflop IC. These IC's have two independent moster slave flipflop with two complementary output.

Ouring the positive transition of clock, data from I and k input is transferred to master and during the negative transistion of clock, data from master get transferred to the slave. If the clock is HIGH, no change will happen to the output Co and abord even if the value of I and k change. Output will change only during the negative transitions of clock. A logical low of CIR button will reset the outputs Co and abord and the outputs Co and O bar) will not change even if the I,k or CIK is changed. CIR should be set to HIGH after cleaning the outputs.

Circuit diagram to put one master-slove flipflop in circuit is given below. Input pins CJ, K, Clk and CLR) of the flipflop is connected to SV through pull up resistors. Push button switches are connected

				and the second s
CLR	CLK	J	K	0 0
1	X	X	X	L H
H	P	1	H	H H
Н	F	H	1	H L
Н	Z	1	1	Retains previous state
Н	F	H	H	Toggle
	and the contract of the contract of			

Truth table of 7473

Truth toble of 7473

UK	1	OK	One
LOW	0	0	HOLD
HIGH		1	0
4194		0	1
MEGH		1	toggle

CERCUIT DEAGRAM;





Diagram: Jk-fispflop



Fruth table of 7473

From the truth table, we can conclude that

- 1. When CIR 95 LOW, O will be LOW and O bor will be high. These outputs will not change, even of the other inputs CI k and alk) change, until CIR is set to HIGH.
- 2. When CLR becomes HIGH, ITI is low and k is HIGH, @ becomes LOW and @ bar becomes HIGH during the next negative transition.
- 3. When CLR becomes HIGH, if I is HIGH and k is LOW, O becomes HIGH and Obar becomes LOW during the next negotive transition.
- and obor will toggle in each.
- and a bar will remains the previous state and is independent of the state of Clk input.

1 6 A	uts		OU	tputs
	1180+2	LE03	Sum CLEDI	Carry (LED)
	OFF	OFF	OFF	OFF
Off	OFF	GREEN	GREEN	OFF
OFF	GREEN	CCE	GREEN	OFF
Off	GREEN	GREEN	OFF	GREEN
PREEN	GREEN	CFF	GREEN	OFF
REEN	MOFF	GREEN	OFF	GREEN
REEN	GREEN	OFF	OFF	GREEN
PREEN	GREEN	GREEN	GREEN	GREEN

RESULT AND ANALYSIS:

The output of the full odder 'sum' and 'cout' both are is when all the inputs are one(1) so, when the inputs AIB, cin all are Green the output led of Sum and Corry both are Green the output led of Sum and Corry both are Green other wise, the outputs are different based on the values obtained after the addition of input values. If the sum is I with carry o' then only the tead led of sum is Green'(on), and if the sum is o' but carry is 1' then only the LED of corry is GREEN.

Addition of three single bits can be performed by the use of hill adder.

Objective: TO DESIGN A CIRCUIT FROM GIVEN BOOLETAN EXPRESSION

COMPONENTS: DAND Gate
DOR Gate
3) NOT Gate

APPARATUS:

@Smart digital trainer kit B) Al Power supply C) connecting wire.

THEORY:

Canonical form and Standard form


-If each term of boolean expression contains all input variables either in true form or in complement form; it is called cononical form.

eg: F(A.B.C) = A'BC+ ABC+ AB'C-{(Sum of Product)}

(50P)

F(A·B)=AB'+ A'B'+AB - CSOP F(A·B·C)=(A'+B+C)(A+B+C)(A+B'+C) - CPOS F(A·B)= (A+B')(A'+B')(A+B)(. Product of Sum (LPOS)

If there exist at least one term that doesnot contain all the variables then it is



OBSERVATION TABLE:

A B	£02	£€03	LED4 €	+
OFF	off	off		
OFF	GREEA	GREEN		
OFF	GREEN	OFF		
Off	GREEN	GREEN		
RED	OFF			
250	OFF			
RED	GREEN	1		

said to be standard form. eg+ FCA.B.Cl = A'BC+ABC+AB'C = CSSOP F(A.B) >A.BI+ A > SSOP FCA-B.() = (A'+B). CA+B+C) (A+B/C) = SPOS FCA.B1 => (A+B1) (A'+B1).(A) => SPOS


Question:

F- ABC+ ABC+ ABC+ ABC+ ABC

1) Truth table

A	B	C	£
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

(ii) Stondard Booken Expression



(ii) Standard Boolean Expression F= A+BC

Inputs			Outputs
LED1	LE02	(ED3	1ED4
OFF	OFF	OFF	OFF
OFF	OFF	GREEN	OFF
OFF	GREEN	OFF	GREFN
OFF	GREEN	GREEN	OFF
GREFN	OFF	OFF	GREEN
ORFFN	BFF	GREEN	ORFFN
GREEN	GREEN	GREEN	GREEN
GREEN	GREEN	GREAM	MREEN

CONCLUSION:

Hence given expression was converted to standard form and realized using trainers kit obtaining some output as truth table.

11