Lecture 4: ARM Cortex-M4 Architecture

Seyed-Hosein Attarzadeh-Niaki

Microprocessor

1

Review

- ARM processors
- ARM Cortex-M processor cores
- STM32 microcontrollers
 - Architecture

Microprocessors

2

Outline

- Cortex M4 core and special registers
- · Operating states and modes
- Memory system
- Debug and trace
- Reset and the reset sequence

Microprocessors


3


Introduction to the Architecture


- Cortex-M3&4 are based on ARMv7-M
 - The Architecture Reference Manual is a massive document
 - But, you only need to have a basic understanding of
 - the programmer's model
 - · how exceptions (such as interrupts) are handled
 - · the memory map
 - how to use the peripherals
 - how to use the software driver library files from the microcontroller vendors

Microprocessors

1







ARM Cortex-M4 Interrupt/exception mask registers

- PRIMASK Exception mask register
 - Bit 0: PM Flag
 - Set to 1 to prevent activation of all exceptions with configurable priority
 - Access using CPS, MSR and MRS instructions
 - Use to prevent data race conditions with code needing atomicity
- FAULTMASK HardFault exception mask register
 - Similar to PRIMASK but also blocks HardFault exception
 - Equivalent to raising the current exception priority level to -1
- BASEPRI
 - Mask interrupts based on priority level

PRIMASK

FAULTMASK

BASEPRI

3 bits to 8 bits
0 bit to 5 bits
8


Microprocessors and Assembly

ARM Cortex-M4 Control Register


- CONTROL
 - Bit 2: FPCA flag
 - Floating point context active: not using(0) or need to save floating point registers(1)

This bit will be set automatically when floating point instruction is executed, and is 0 by default.

- Bit 1: SPSEL flag
 - Selects SP when in thread mode: MSP (0) or PSP (1)
 - · With OS environment, Threads use PSP
 - OS and exception handlers (ISRs) use MSP
- Bit 0: nPRIV flag
 - Defines whether thread mode is privileged (0) or unprivileged (1)
- FPSCR (Optional) floating point status and control registers



Operating States and Modes



- Which SP is active depends on operating mode, and SPSEL (CONTROL register bit 1)
 - SPSEL == 0: MSP (Main Stack Pointer)
 - SPSEL == 1: PSP (Process Stack Pointer)
- Similarly, the privileged level in Thread mode depends on the nPRIV (bit 0 of CR)
 - nPRIV == 0: privileged level: full access to resources
 - nPRIV == 1: unprivileged level: limited access to resources

Microprocessors and Assembly

10

SPSEL = 0 MSP selected

> SPSEL = 1 PSP selected

Memory System


- 4GB linear address space
- Architecturally defined memory map
 - Allows the processor design to be optimized for performance
- Support for little endian and big endian
- Bit band accesses (optional)
- Write buffer
- Memory Protection Unit (Optional)
 - Defines access permissions for eight programmable regions
- Unaligned transfer support

Microprocessors

Memory Map 0xE00FFFF 0xE000EFFF 0xFFFFFFF Private peripherals including Private built-in interrupt controller System Control Peripheral Bus System (NVIC) and debug Space (SCS) (PPB) components 0xE0000000 Private Peripheral Bus 0xDFFFFFF 0xE0000000 0xE000E000 Mainly used for external Partitioning supports External Device peripherals. Program code accesses 0xA0000000 (e.g., CODE region) 0x9FFFFFF Mainly used for external Data accesses (e.g., External RAM 1GB memory. SRAM region) 0x60000000 Peripherals (e.g., 0x5FFFFFF Mainly used for peripherals. Peripherals 0.5GB 0x40000000 Peripheral region) Mainly used for data memory 0x3FFFFFF SRAM 0.5GB Processor's internal (e.g. static RAM.) 0x20000000 control and debug Mainly used for program 0x1FFFFFFF code. Also used for exception CODE 0.5GB components (e.g., 0x00000000 vector table Private Peripheral Bus) Microprocessors


Reminder: Endianness

- For a multi-byte value, in what order are the bytes stored?
- Little-Endian: Start with leastsignificant byte
- Big-Endian: Start with mostsignificant byte
- Cortex-M4 support both Little-Endianness and Big-Endianness
- Instructions are always little-endian
- Loads and stores to Private Peripheral Bus are always littleendian
- Data: Depends on implementation, or from reset configuration
 - ST processors are little-endian



Stack Memory

- Stack pointers: R13
- Used for temporary storage of registers in functions, passing info to functions, local variables, and hold processor status and register values in case of exception.
- Cortex-M processors use "full-descending stack"
 - PUSH: first decrement the SP, then store the value in the memory location pointed by SP
 - POP: the value of the memory location pointed by SP is read, then the value of SP is incremented



System Control Block (SCB)

- Contains various registers for
 - Controlling processor configurations (e.g., low power modes)
 - Providing fault status information (fault status registers)
 - Vector table relocation (VTOR)
- SCB is memory-mapped
- SCB registers are accessible from the System Control Space (SCS)
 - More details later

Microprocessors

15

Debug Debug interface allows a debug adaptor to connect to a Cortex-M microcontroller control the debug features access the memory space on the chip Cortex-M processor supports ITAG connection Serial-Wire connection - Traditional JTAG protocol (4-5 pins) nTRST A newer 2-pin protocol called Serial Wire not used Serial-Wire clock Debug (SWD) The embedded ST-LINK/V2-1 on Nucleo-TMS Serial-Wire data 64 supports only SWD for STM32 devices Microcontroller Development Kit 88888888888888 USB ULINK 2 connector In-Circuit Debugger Microprocessors

