# Lecture 5: ARM Cortex-M4 ISA & Assembly

Seyed-Hosein Attarzadeh-Niaki

Some slides due to ARM and Mazidi

Microprocessors and Assembly

1

### Review

- Cortex M4 core and special registers
- Operating states and modes
- Memory system
- Debug and trace
- Reset and the reset sequence

Microprocessors and Assembly

### Outline

- ARM Cortex-M4 ISA
  - ARM, Thumb, and Thumb 2 instructions
  - Load and store instructions
  - Stack operations
  - Arithmetic and logic instructions
  - Branch and call instructions
  - Other instructions
- ARM assembly language syntax
- Examples

Microprocessors and Assembly

3

### **ARM CORTEX-M4 ISA**

Microprocessors and Assembly

ļ

#### ARM, Thumb and Thumb-2 Instructions

- ARM instructions optimized for resource-rich high-performance computing systems
  - Deeply pipelined processor, high clock rate, wide (e.g. 32-bit) memory bus
- Low-end embedded computing systems are different
  - Slower clock rates, shallow pipelines
  - Different cost factors e.g. code size matters much more, bit and byte operations critical
- Modifications to ARM ISA to fit low-end embedded computing
  - 1995: Thumb instruction set
    - 16-bit instructions
    - Reduces memory requirements but also performance
  - 2003: Thumb-2 instruction set
    - · Adds some 32-bit instructions
    - · Improves speed with little memory overhead
  - CPU decodes instructions based on whether in Thumb state or ARM state
    - Controlled by the T bit


Microprocessors and Assembly


.

### Instruction Set

- Cortex-M4 core implements ARMv7E-M Thumb instructions
- Only uses Thumb instructions, always in Thumb state (no switching)
  - Most instructions are 16 bits long, some are 32 bits
  - Most 16-bit instructions can only access low registers (R0-R7), but some can access high registers (R8-R15)
- Thumb state indicated by program counter being odd (LSB = 1)
  - Branching to an even address will cause an exception, since switching back to ARM state is not allowed
- Conditional execution supported for both 16-bit and 32-bit (B.W) branch
- 32 bit address space
- Half-word aligned instructions
- Upward compatible
- Refer to ARMv7M Architecture Reference Manual for specific instructions

Microprocessors and Assembly





# Range of Instructions in Different Cortex-M Processors

Instruction Groups	Cortex- M0, M1	Cortex- M3	Cortex- M4	Cortex- M4 with FPU
16-bit ARMv6-M instructions 32-bit Branch with Link instruction 32-bit system instructions 16-bit ARMv7-M instructions 32-bit ARMv7-M instructions DSP extensions	•	•	•	•
Floating point instructions			•	

Microprocessors and Assembly

9

### **Assembler Instruction Format**

- <operation> <operand1> <operand2> <operand3>
  - There may be fewer operands
  - First operand is typically destination (<Rd>) (Exception: memory write)
  - Other operands are sources (<Rn>, <Rm>)
- Examples
  - ADDS <Rd>, <Rn>, <Rm>
    - Add registers: <Rd> = <Rn> + <Rm>
  - AND <Rdn>, <Rm>
    - Bitwise and: <Rdn> = <Rdn> & <Rm>
  - CMP <Rn>, <Rm>
    - Compare: Set condition flags based on result of computing <Rn> <Rm>

Microprocessors and Assembly

### Where Can the Operands Be Located?

- In a general-purpose register R
  - Destination: RdSource: Rm, Rn
  - Both source and destination: Rdn
  - Target: Rt
  - Source for shift amount: Rs
- An immediate value encoded in instruction word
- · In a condition code flag
- In memory
  - Only for load, store, push and pop instructions

Microprocessors and Assembly

11

# **Update Condition Codes in APSR?**



- "S" suffix indicates the instruction updates APSR
  - ADD vs. ADDS
  - ADC vs. ADCS
  - SUB vs. SUBS
  - MOV vs. MOVS
- There are some instructions that update the APSR without explicitly adding S to them since their basic functions are to update the APSR
  - CMP
  - TST

Microprocessors and Assembly

### **Instruction Set Summary**

Instruction Type	Instructions
Move	MOV
Load/Store	LDR, LDRB, LDRH, LDRSH, LDRSB, LDM, STR, STRB, STRH, STM
Add, Subtract, Multiply	ADD, ADDS, ADCS, ADR, SUB, SUBS, SBCS, RSBS, MULS
Compare	CMP, CMN
Logical	ANDS, EORS, ORRS, BICS, MVNS, TST
Shift and Rotate	LSLS, LSRS, ASRS, RORS
Stack	PUSH, POP
Conditional branch	IT, B, BL, B{cond}, BX, BLX
Extend	SXTH, SXTB, UXTH, UXTB
Reverse	REV, REV16, REVSH
Processor State	SVC, CPSID, CPSIE, BKPT
No Operation	NOP
Hint	SEV, WFE, WFI

Microprocessors and Assembly

13

# Load/Store Register

- ARM is a load/store architecture, so must process data in registers, not memory
- LDR: load register from memory (32-bit)
  - LDR <Rt>, source address
- STR: store register to memory (32-bit)
  - STR <Rt>, destination address

Microprocessors and Assembly

### **Addressing Memory**

- Offset Addressing mode: [<Rn>, <offset>] accesses address
   <Rn>+<offset>
  - Base Register <Rn>
  - <offset> is added or subtracted from base register to create effective address
    - Can be an immediate constant, e.g. #0x02
    - · Can be another register, used as index <Rm>
- Auto-update (write back): Can write effective address back to base register- with an exclamation mark(!) at the back
- Pre-indexing: use effective address to access memory, then update base register with that effective address
- Post-indexing: use base register to access memory, then update base register with effective address

Microprocessors and Assembly

15


### **Addressing Modes**


- Register addressing mode
   ADD R1, R1, R3
- Immediate addressing mode
   ADD R6, R6, #0x40
- Register Indirect Addressing Mode (Indexed addressing mode) STRR5, [R6]

Addressing Mode	Syntax	Effective Address of	Rm Value After	
		Memory		
Pre-index	LDR Rd, [Rm, #k]	Rm + #k	Rm	
Pre-index with WB*	LDR Rd, [Rm, #k]!	Rm + #k	Rm + #k	
Post-index	LDR Rd, [Rm], #k	Rm	Rm + #k	

Offset	Syntax	Pointing Location		
Fixed value LDR Rd, [Rm, #k] Rm + #k				
Shifted register LDR Rd, [Rm, Rn, <shift>] Rm + (Rn shifted <shift>)</shift></shift>				
* Rn and Rm are any registers and #k is a signed 12-bit immediate value between -4095 and +4095  ** <shift> is any of the shift operations studied in Chapter3 like LSL #2</shift>				

Microprocessors and Assembly





#### Other Data Sizes

- Load and store instructions can also handle double-word (64 bits), half-word (16 bits), byte (8 bits), and even multiple word (n\*32 bits)
- Store just writes to double-word half-word or byte without considering sign or unsigned.
  - STRH, STRB, STRD, STM
- Load a byte or half-word or double-word: What do we put in the upper bits?
- How do we extend 0x80 into a full word?
  - Unsigned? Then 0x80 = 128, so zero-pad to extend to word 0x0000\_0080 = 128
  - Signed? Then 0x80 = -128, so sign-extend to word 0xFFF\_FF80 = -128

	Signed	Unsigned
Byte	LDRSB	LDRB
Half-word	LDRSH	LDRH

Microprocessors and Assembly

19


#### **Data Size Extension**

- Can extend byte or half-word already in a register
  - Signed or unsigned (zero-pad)
- How do we extend 0x80 into a full word?
  - Unsigned? Then 0x80 = 128, so zero-pad to extend to word 0x0000 0080 = 128

Signed

Signed? Then 0x80 = -128, so sign-extend to word 0xFFFF FF80 = -128

Unsigned



Microprocessors and Assembly

# Load/Store Multiple

- LDM/LDMIA: load multiple registers starting from [base register], update base register afterwards
  - LDM <Rn>!,<registers>
  - LDM <Rn>,<registers>
- STM/STMIA: store multiple registers starting at [base register], update base register after
  - STM <Rn>!, <registers>
- LDMIA and STMIA are pseudo-instructions, translated by assembler
- Also, there are two counterparts LDMDB and STMDB: decrement before

Microprocessors and Assembly

21

# Load/Store Multiple Registers



	Before				Afte	r
mcrement	R1-	R3 R2	0x10C 0x108 0x104 0x100 0xFC 0xF8 0xF4	R1 →	R3 R2	0x10C 0x108 0x104 0x100 0xFC 0xF8 0xF4
	After STM	IB R1!	, {R2,R3}	After S	TMIA R1!	_
	R1 <b>→</b>	R3 R2	0x10C 0x108 0x104 0x100 0xFC 0xF8	R1 <b>→</b>	R3 R2	0x10C 0x108 0x104 0x100 0xFC 0xF8 0xF4
	KI-		0xF4			UXF4

Microprocessors and Assembly

### Load Literal Value into Register

- Assembly instruction: LDR <rd>, =value
  - Assembler generates code to load <rd> with value
- Assembler selects best approach depending on value
  - Load immediate
    - MOV instruction provides 8-bit unsigned immediate operand (0-255)
  - Load and shift immediate values
    - · Can use MOV, shift, rotate, sign extend instructions
  - Load from literal pool
    - Place value as a 32-bit literal in the program's literal pool (table of literal values to be loaded into registers)
    - Use instruction LDR <rd>, [pc,#offset] where offset indicates position of literal relative to program counter value
       LDR RO. [PC. #offset]

LDR RO, =0x12345678 ; Set RO to 0x12345678



DCD 0x12345678

MOVS <Rd>, <Rm>, ASR #<n>

MOVS <Rd>. <Rm>. LSL #<n>

MOVS <Rd>, <Rm>, LSR #<n>

MOVS <Rd>, <Rm>, ASR <Rs>

MOVS <Rd>, <Rm>, LSL <Rs>

MOVS <Rd>, <Rm>, LSR <Rs>

MOVS <Rd>, <Rm>, ROR <Rs>

· Example formats for literal values (depends on compiler and toolchain)

- Decimal: 3909

- Hexadecimal: 0xa7ee

Character: 'A'

- String: "44??"

Microprocessors and Assembly

23

ASRS <Rd>, <Rm>, #<n>

LSLS <Rd>, <Rm>, #<n>

LSRS <Rd>, <Rm>, #<n>

ASRS <Rd>, <Rm>, <Rs>

LSLS <Rd>, <Rm>, <Rs>

LSRS <Rd>, <Rm>, <Rs>

RORS <Rd>, <Rm>, <Rs>

### Move (Pseudo-)Instructions

- Copy data from one register to another without updating condition flags
   Mov instruction canonical form
  - MOV <Rd>, <Rm>
- Assembler translates pseudoinstructions into equivalent instructions (shifts, rotates)
  - Copy data from one register to another and update condition flags
    - MOVS <Rd>, <Rm>
  - Copy immediate literal value (0-255) into register and update condition flags
    - MOVS <Rd>, #<imm8>

Microprocessors and Assembly


### **Stack Operations**

- Push some or all of registers to stack
  - PUSH {<registers>}
  - Decrements SP by 4 bytes for each register saved
  - Pushing LR saves return address
  - PUSH {r1, r2, LR}
- Pop some or all of registers from stack
  - POP {<registers>}
  - Increments SP by 4 bytes for each register restored
  - If PC is popped, then execution will branch to new PC value after this POP instruction (e.g. return address)
  - POP {r5, r6, r7}

Microprocessors and Assembly

25

### Four General Stack Structures



MIGROPHOCESSORS and Assembly

### Add Instructions

- Add registers, update condition flags
  - ADDS <Rd>, <Rn>, <Rm>
- · Add registers and carry bit, update condition flags
  - ADCS <Rdn>,<Rm>
- Add registers
  - ADD <Rdn>,<Rm>
- Add immediate value to register, update condition flags
  - ADDS <Rd>, <Rn>, #<imm3>
  - ADDS <Rdn>,#<imm8>

Microprocessors and Assembly

27

### Add Instructions with Stack Pointer

- Add SP and immediate value
  - ADD <Rd>,SP,#<imm8>
  - ADD SP,SP,#<imm7>
- Add SP value to register
  - ADD <Rdm>, SP, <Rdm>
  - ADD SP,<Rm>

Microprocessors and Assembly

### Address to Register Pseudo-Instruction

- Generate a PC-relative address in register
  - ADR <Rd>,<label>

ADR RO, DataTable

DCD 0, 245, 132, ...

Used in look-up tables, etc.

ALIGN DataTable

How is this used?

- ADR always assembles to one instruction.
- The assembler attempts to produce a single ADD or SUB instruction to load the address.
- If the address cannot be constructed in a single instruction, an error is generated and the assembly fails.
- Use the ADRL pseudo-instruction to assemble a wider range of effective addresses.

Microprocessors and Assembly

29

#### **Subtract**

- · Subtract immediate from register, update condition flags
  - SUBS <Rd>,<Rn>,#<imm3>
  - SUBS <Rdn>,#<imm8>
- Subtract registers, update condition flags
  - SUBS <Rd>,<Rn>,<Rm>
- Subtract registers with carry, update condition flags
  - SBCS <Rdn>,<Rm>
- Subtract immediate from SP
  - SUB SP,SP,#<imm7>

Microprocessors and Assembly

# Multiply

- Multiply source registers, save lower word of result in destination register, update condition flags
  - -MULS < Rd>, < Rn>, < Rm>
  - < Rd > = < Rn > \* < Rm >
- Note: upper word of result is truncated
  - **UMULL** for 64-bit result

Multiplication	Operand 1	Operand 2	Result	
word×word	word×word Rm Rs RdHi= upper 32-bit,RdLo=lower 32-bit			
$\textbf{Note:} \ \textit{Using SMULL (signed multiply long) for word } \times words multiplication provides the 64-bit result in RdLo and and the provided by the provided $				
RdHi register. This is used for 32-bit × 32-bit numbers in which result can go beyond 0xFFFFFFF.				

Microprocessors and Assembly

31

# **Logical Operations**

- Bitwise AND registers, update condition flags
  - ANDS <Rdn>,<Rm>
- Bitwise OR registers, update condition flags
  - ORRS <Rdn>,<Rm>
- Bitwise Exclusive OR registers, update condition flags
  - EORS <Rdn>,<Rm>
- Bitwise AND register and complement of second register, update condition flags
  - BICS <Rdn>,<Rm>
- Move inverse of register value to destination, update condition flags
  - MVNS <Rd>, <Rm>
- Update condition flags by ANDing two registers, discarding result
  - TST <Rn>, <Rm>

Microprocessors and Assembly

### Compare

- Compare subtracts second value from first, discards result, updates APSR
  - CMP <Rn>, #<imm8>
  - -CMP < Rn > , < Rm >
- Compare negative adds two values, updates APSR, discards result
  - CMN <Rn>,<Rm>

Microprocessors and Assembly

33


#### Shift and Rotate

- Common features
  - All of these instructions update APSR condition flags
  - Shift/rotate amount (in number of bits) specified by last operand
- · Logical shift left shifts in zeroes on right
  - LSLS <Rd>, <Rm>, #<imm5>
  - LSLS <Rdn>,<Rm>
- Logical shift right shifts in zeroes on left
  - LSRS <Rd>, <Rm>, #<imm5>
  - LSRS <Rdn>,<Rm>
- Arithmetic shift right shifts in copies of sign bit on left (to maintain arithmetic sign)
  - ASRS <Rd>, <Rm>, #<imm5>
- Rotate right
  - RORS <Rdn>,<Rm>

Microprocessors and Assembly

### **Reversing Bytes**

- REV reverse all bytes in word
  - REV <Rd>, <Rm>
- REV16 reverse bytes in both half-words
  - REV16 <Rd>, <Rm>
- REVSH reverse bytes in low half-word (signed) and sign-extend
  - REVSH <Rd>,<Rm>



Microprocessors and Assembly

35

### **Bit-Field Processing Instructions**

Instruction	Operation
BFC Rd, # <lsb>, #<width></width></lsb>	Clear bit field within a register
BFI Rd, Rn, # <lsb>, #<width></width></lsb>	Insert bit field to a register
CLZ Rd, Rm	Count leading zero
RBIT Rd, Rn	Reverse bit order in register
SBFX Rd, Rn, # <lsb>, #<width></width></lsb>	Copy bit field from source and sign extend it
UBFX Rd, Rn, # <lsb>, #<width></width></lsb>	Copy bit field from source register
• Evample:	

Example:

LDR R0,=0x1234FFFF

BFC R0, #4, #8 ; R0=0x1234F00F

Example:

LDR R0,=0x5678ABCD


UBFX R1, R0, #4, #8 ; R1=0x000000BC

Microprocessors and Assembly

# Changing Program Flow Branches

- Unconditional Branches
  - B < label>
  - Target address must be within 2 KB of branch instruction (-2048 B to +2046 B)
- Conditional Branches
  - B<cond> <label>
    - <cond> is condition see next pages
  - B<cond> target address must be within 256 B of branch instruction (-256 B to +256 B)
  - Alternatively, can use the B.W as 32-bit version of branch instruction for wider range.

Microprocessors and Assembly



### **Condition Codes**

- Append to branch instruction (B) to make a conditional branch
- Full ARM instructions (not Thumb or Thumb-2) support conditional execution of arbitrary instructions
- Note: Carry bit = notborrow for compares and subtractions

Mnemonic extension	Meaning	Condition flags
EQ	Equal	Z=1
NE	Not equal	Z == 0
CS a	Carry set	C=1
СС р	Carry clear	C=0
MI	Minus, negative	N=1
PL	Plus, positive or zero	N=0
VS	Overflow	V == 1
VC	No overflow	V = 0
HI	Unsigned higher	C = 1 and $Z = 0$
LS	Unsigned lower or same	C = 0  or  Z = 1
GE	Signed greater than or equal	N == V
LT	Signed less than	N != V
СТ	Signed greater than	Z = 0 and $N = V$
LE	Signed less than or equal	Z == 1 or N != V
None (AL) <sup>d</sup>	Always (unconditional)	Any

Microprocessors and Assembly

39

# ARM Conditional Branch (Jump) Instructions for Signed Data


	Instruction	Action
BEQ	Branch equal	Branch if Z = 1
BNE	Branch not equal	Branch if Z = 0
BMI	Branch minus (branch negative)	Branch if N = 1
BPL	Branch plus (branch positive)	Branch if N = 0
BVS	Branch if V set (branch overflow)	Branch if V = 1
BVC	Branch if V clear (branch if no overflow)	Branch if V = 0
BGE	Branch greater than or equal	Branch if N = V
BLT	Branch less than	Branch if N ≠ V
BGT	Branch greater than	Branch if Z = 0 and N = V
BLE	Branch less than or equal	Branch if Z = 1 or N ≠ V

Microprocessors and Assembly

### **Changing Program Flow - Subroutines**


- Call
  - BL <label> branch with link
    - Call subroutine at <label>
      - PC-relative, range limited to PC+/-16MB
    - · Save return address in LR
  - BLX <Rd> branch with link and exchange
    - Call subroutine at address in register Rd
      - Supports full 4GB address range
    - · Save return address in LR
- Return
  - BX <Rd> branch and exchange
    - · Branch to address specified by <Rd>
    - Supports full 4 GB address space
    - BX LR Return from subroutine

Microprocessors and Assembly



### **Table Branches**

- Used to implement switch statements in C
  - Table Branch Byte
    - TBB [Rn, Rm]
  - Table Branch Half-word
    - TBH [Rn, Rm, LSL #1]



# **Special Register Instructions**

- Move to Register from Special Register
  - MSR <Rd>, <spec\_reg>
- Move to Special Register from Register
  - MRS <spec\_reg>, <Rd>
- Change Processor State -Modify PRIMASK register
  - CPSIE Interrupt enable
  - CPSID Interrupt disable

Special register	Contents
APSR	The flags from previous instructions.
IAPSR	A composite of IPSR and APSR.
EAPSR	A composite of EPSR and APSR.
XPSR	A composite of all three PSR registers.
IPSR	The Interrupt status register.
EPSR	The execution status register.b
IEPSR	A composite of IPSR and EPSR.
MSP	The Main Stack pointer.
PSP	The Process Stack pointer.
PRIMASK	Register to mask out configurable exceptions.c
CONTROL	The CONTROL register, see <i>The special-purpose</i> CONTROL register on page B1-215.

Microprocessors and Assembly

# More Instructions In The Reference Manual

- Saturation operations
- Sleep mode-related instructions
- Memory barrier instructions
- Enhanced DSP extension instructions
  - SIMD, MAC, (un)packing, floating-point


Microprocessors and Assembly


45

### Other Instructions

- · No Operation does nothing!
  - NOP
- Breakpoint causes hard fault or debug halt used to implement software breakpoints
  - BKPT #<imm8>
- Wait for interrupt Pause program, enter low-power state until a WFI wake-up event occurs (e.g. an interrupt)
  - WFI
- Supervisor call generates SVC exception (#11), same as software interrupt
  - SVC #<imm>

Microprocessors and Assembly





# Floating-point Data Processing Instructions

Mnemonic	Function	Description		
VABS	Absolute	Obtain the absolute value of the operand		
VNEG	Negate	Negate the value of the operand		
VSQRT	square root	Obtain the square root of the operand		
VADD	Add	Add the operands		
VSUB	Subtract	Subtract the second operand from the first operand		
VDIV	Divide	Divide the first operand by the second operand		
VMUL	Multiply	Multiply the two operands		
VNMUL	multiply negate	Multiply the two operands then negate the result		
VMLA	multiply and	Multiply the two operands then add the result to the		
	accumulate	destination register and store the final result in the		
		destination register		
VNMLA	multiply and	Multiply the two operands then add the result to the		
	accumulate negate	destination register, negate the final result and store it in the		
		destination register		
VMLS	multiply and	Multiply the two operands then subtract the result from the		
	subtract	destination register and store the final result in the		
		destination register		
VNMLS	multiply and	Multiply the two operands then subtract the result from the		
	subtract negate	destination register, negate the final result and store it in the		
		destination register		
VFMA	fused multiply and	Same as VMLA except using fused operation (single rounding		
	accumulate	at the final result)		
VFMS	fused multiply and	Same as VMLS except using fused operation		
	subtract			
VFNMA	fused multiply and	Same as VNMLA except using fused operation		
	accumulate negate			
VFNMS	fused multiply and	Same as VNMLS except using fused operation		
	subtract negate			
VCMP	Compare	Subtract the second operand from the first operand and set		
		the NZCV bits of FPSCR		

Microprocessors and Assembly

49

### **ARM ASSEMBLY LANGUAGE SYNTAX**

Microprocessors and Assembly

### **Programming Languages**

- Machine language
  - Binary code, for CPU but not human beings
- Assembly language
  - Mnemonics for machine code instructions
  - Low-level language: deals with the internal structure of a CPU
  - Hard to program, poor portability but very efficient
- BASIC, Pascal, C, Fortran, Perl, TCL, Python, ...
  - High-level languages: do not have to be concerned with the internal details of a CPU
  - Easy to program, good portability but less efficient


How to convert your program in low/high-level languages into machine language?


Microprocessors and Assembly

51

# Understanding Different Assembly Language Syntaxes ARM (armasm) GNU

```
NVIC_IRQ_SETEN EQU 0xE 000E100
                                                               .equ NVIC_IRQ_SETEN. 0xE000E100
NVIC IROO ENABLE EOU 0x1
                                                               .equ NVIC_IRQO_ENABLE, 0x1
 LDR RO.=NVIC_IRO_SETEN
                         : Put 0xE000E100 into R0
                                                               LDR RO.=NVIC IRO SETEN /* Put 0xE000E100 into RO
                                                               LDR here is a pseudo instruction that will be
    ; LDR here is a pseudo instruction that will be converted
 ; to a PC relative literal data load by the assembler onverted to a PC relative load by the assembler */
MOVS R1. #NVIC_IRQO_ENABLE : Put immediate data (0x1) into MOVS R1. #NVIC_IRQO_ENABLE /* Put immediate data (0x1) into
                          ; register Rl
                                                                                           register R1 */
 STR R1, [R0]; Store 0x1 to 0xE000E100, this enable external
                                                               STR R1, [R0] /* Store 0x1 to 0xE000E100, this enable
           ; interrupt IRQ#0
                                                                             external interrupt IRQ#0 */
 LDR R3,=MY_NUMBER; Get the memory location of MY_NUMBER
                                                              LDR R3,=MY_NUMBER /* Get the memory location of MY_NUMBER */
                ; Read the value 0x12345678 into R4
                                                              LDR R4, [R3]
                                                                              /* Read the value 0x12345678 into R4 */
 BL PrintText ; Call a function called PrintText to
                                                                                HELLO_TEXT */
                                                           BL PrintText
                                                                                /* Call a function called PrintText to
                  ; display string
                                                                                display string */
 ALIGN 4
                                                               .align 4
MY_NUMBER DCD 0x12345678
                                                             MY_NUMBER:
HELLO_TEXT DCB "Hello\n", 0 ; Null terminated string
                                                              .word 0x12345678
                                                             HELLO_TEXT:
                                                               .asciz "Hello\n" /* Null terminated string */
                                               Microprocessors and Assembly
```





### **Commonly Used Directives**

Directive (GNU assembler equivalent)	ARM Assembler
THUMB (.thumb)	Specify assembly code as Thumb instruction Unified Assembly Language (UAL) format.
CODE16 (.code 16)	Specify assembly code as Thumb instruction in legacy pre-UAL syntax.
AREA <section_name>{, <attr>} {,attr} (.section <section_name>)</section_name></attr></section_name>	Instructs the assembler to assemble a new code or data section. Sections are independent, named, indivisible chunks of code or data that are manipulated by the linke
SPACE <num bytes="" of=""> (.zero <num bytes="" of="">)</num></num>	Reserves a block of memory and fills it with zeros.
FILL <num bytes="" of="">{, <value> {, <value_sizes>}} (.fill <num bytes="" of="">{, <value> {, <value_sizes>}})</value_sizes></value></num></value_sizes></value></num>	Reserves a block of memory and fills it with th specified value. The size of the value can be byte, half-word, or word, specified by value_sizes (1/2/4).
ALIGN { <expr>,(<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pre>,<pr< td=""><td>Aligns the current location to a specified boundary by padding with zeros or NOP instructions. E.g., ALIGN 8; make sure the next instruction or; data is aligned to 8 byte boundary</td></pr<></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></expr>	Aligns the current location to a specified boundary by padding with zeros or NOP instructions. E.g., ALIGN 8; make sure the next instruction or; data is aligned to 8 byte boundary
EXPORT <symbol> (.global <symbol>)</symbol></symbol>	Declare a symbol that can be used by the linke to resolve symbol references in separate object or library files.
IMPORT <symbol></symbol>	Declare a symbol reference in separate object or library files that is to be resolved by linker.
LTORG (.pool)	Instructs the assembler to assemble the current literal pool immediately. Literal pool contains data such as constant values for LD pseudo instruction.

### Unified Assembly Language (UAL)

- Before Thumb 2, Thumb instructions were more relaxed
  - e.g., all instructions update APSR and the "S" suffix was not necessary
  - If destination and source registers are the same, one is omitted
- In UAL this has changed
- 32-bit Thumb-2 instructions can be half-word aligned.

Microprocessors and Assembly

### Suffixes for Cortex-M Assembly Language

Suffixes	Descriptions
S	Update APSR (Application Program Status Register, such as Carry, Overflow, Zero and Negative flags); for example: ADDS R0, R1; this ADD operation will update APSR
EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE	Conditional execution. EQ = Equal, NE = Not Equal, LT = Less Than, GT = Greater Than, etc. On the Cortex-M processors these conditions can be applied to conditional branches; for example:  BEQ label; Branch to label if previous operation result in ; equal status or conditionally executed instructions (see IF-THEN instruction in section 5.6.9); for example:  ADDEQ RO, R1, R2; Carry out the add operation if the previous
.N, .W	; operation results in equal status Specify the use of 16-bit (narrow) instruction or 32-bit (wide) instruction.
.32, .F32	Specify the operation is for 32-bit single-precision data. In most toolchains, the .32 suffix is optional.
.64, F64	Specify the operation is for 64-bit double-precision data. In most toolchains, the .64 suffix is optional.

Microprocessors and Assembly

57

# **Data Format Representation**

Hex numbers

MOV R1, #0x99

Decimal numbers

MOV R7, #12

Binary numbers

MOV R6,#2 10011001

Numbers in any base between 2 and 9

MOV R7,#8 33


ASCII characters

LDR R3,#'2'

Microprocessors and Assembly

# Assembling an ARM Program

- The map file shows the labels defined in the program together with their values.
- The lst (list) file shows the binary and source code and the amount of memory the program uses.



Microprocessors and Assembly

59

#### A FEW ARM ASSEMBLY EXAMPLES

Microprocessors and Assembly

```
;ARM Assembly Language Program To Add
Some Data and Store the SUM in R3.

AREA PROG_2_1, CODE, READONLY
ENTRY


MOV R1, #0x25 ;R1 = 0x25
MOV R2, #0x34 ;R2 = 0x34
ADD R3, R2, R1 ;R3 = R2 + R1

HERE
B HERE ;stay here forever
END
```

### **Storing Constants in Memory**

```
;storing data in program memory.
        LOOKUP EXAMPLE, READONLY, CODE
  AREA
   ENTRY
   LDR
        R2, =OUR FIXED DATA ; point to OUR FIXED DATA
   LDRB R0, [R2]
                     ;load R0 with the contents
                     ; of memory pointed to by R2
        R1, R1, R0 ; add R0 to R1
  ADD
HERE
  B HERE
                     ;stay here forever
OUR FIXED DATA
  DCB
        0x55,0x33,1,2,3,4,5,6
  DCD
         0x23222120,0x30
  DCW
        0x4540,0x50
                           END
                    Microprocessors and Assembly
```


# If Example



Microprocessors and Assembly

63

# **Loop Example**



Microprocessors and Assembly

### Loop Example

```
;searching for highest value
COUNT RN RO ; COUNT is the new name of RO
          RN R1 ; MAX is the new name of R1
     ; (MAX has the highest value)
POINTER RN R2 ; POINTER is the new name of R2
          RN R3 ; NEXT is the new name of R3
     AREA PROG_4_1D, DATA, READONLY
MYDATA DCD 69,87,96,45,75
     AREA PROG 4 1, CODE, READONLY
          MOV COUNT, #5 ; COUNT = 5
          MOV MAX, #0 ; MAX = 0
          LDR POINTER, =MYDATA ; POINTER = MYDATA ( address of first data )
          LDR NEXT, [POINTER] ; load contents of POINTER location to NEXT
CMP MAX,NEXT ; compare MAX and NEXT
BHS CTNU ; if MAX > NEXT branch to CTNU
MAX.NEXT :: MAX = NEXT
AGAIN
          MOV MAX, NEXT
                                    ;MAX = NEXT
CTNU
          ADD POINTER, POINTER, #4; POINTER=POINTER+4 to point to the next
          SUBS COUNT, COUNT, #1 ;decrement counter
BNE
          AGAIN
                                    ;branch AGAIN if counter is not zero
HERE
             HERE
                                   Microprocessors and Assembly
```


# ARM Assembly Main Program that Calls Subroutines

```
; MAIN program calling subroutines
      AREA PogramName, CODE, READONLY
            SUBR_1
                             ; Call Subroutine 1
                           ; Call Subroutine 1
     BL
           SUBR 2
           SUBR_3 ; Call Subroutine 1
HERE ; stay here. BAL is the same as B
HERE BAL HERE
      ; ----end of MAIN
      ; -----SUBROUTINE 1
     1 ....

BX LR ; return to main
; ----- end of subroutine 1
SUBR_2 ....
BX LR ; return to main
                end of subroutine 2
      ; -----SUBROUTINE 3
SUBR_3 ....
BX LR ; return to main
                end of subroutine 3
      END
                ; notice the END of file
```

Microprocessors and Assembly


# Bit-addressable (bit-band) SRAM



Microprocessors and Assembly

67

# Peripherals bit-addressable region and their alias addresses



Microprocessors and Assembly

# Example: set HIGH the D6 of the SRAM location 0x20000001

#### Byte address

```
LDR R1,=0x20000001 ;load the address of the byte

LDRB R2,[R1] ;get the byte

ORR R2,R2,#2_01000000 ;make D6 bit high
;(binary representation in Keil for 0b01000000)

STRB R2,[R1] ;write it back
```

#### Bit alias address

Microprocessors and Assembly