

Lecture 24: 80x86 Bus Interfaces, DMA, and DMA-Controlled IO

Seyed-Hosein Attarzadeh-Niaki

Based on the slides by Barry Brey

Microprocessors and Assembly

1

Review

- 80x86 interrupts and the 8259 chip

Microprocessors and Assembly

2


Outline

- Shared bus operation
- Bus interfaces
 - ISA
 - PCI
- DMA and 8237
- DMA-Controlled IO

SHARED BUS OPERATION

- In a distributed, multiprocessing, multitasking environment, each microprocessor accesses two buses.
 1. the **local bus**: connected directly to mem & IO
 2. the **remote or shared bus**: shared mem & IO
- 8086/8088 uses the 8289 bus arbiter for shared bus operation.
 - 80286 uses 82289 and 80386/80486 uses the 82389
 - The Pentium–Pentium 4 directly support a multiuser environment.
- The bus master is the main microprocessor in the PC.
- ISA bus is operated as a slave to the PC's microprocessor.
- The PCI bus can operate as a slave or a master.

SHARED BUS OPERATION




Microprocessors and Assembly

5

8088 connected as a remote bus master

- bus master applies to any device that can control a bus containing memory and I/O




Microprocessors and Assembly

6

The Bus Arbiter

- The 8289 bus arbiter controls interface of a bus master to a shared bus.
 - Controls the READY input of 8086
- Each bus master or microprocessor requires an arbiter for the interface to the shared bus.
 - which Intel calls the Multibus
 - and IBM calls the Micro Channel
- Processors connected in this kind of system are often called **parallel** or **distributed** processors because they can execute software and perform tasks in parallel.



Microprocessors and Assembly

7

The ISA Bus

- Industry Standard Architecture
- Originally 8-bit. Later evolved to 16-bit.
- Present in early PCs up to Pentium III
- Still present in some industrial applications



Back of Computer

Pin #		
1	GND	IO CHK
2	RESET	D7
3	+5V	D6
4	IRQ9	D5
5	-5V	D4
6	DRQ2	D3
7	-12V	D2
8	OWS	D1
9	+12V	D0
10	GND	IO RDY
11	MEMW	AEN
12	MEMR	A19
13	IOW	A18
14	IOR	A17
15	DACK3	A16
16	DRQ3	A15
17	DACK1	A14
18	DRQ1	A13
19	DACK0	A12
20	CLOCK	A11
21	IRQ7	A10
22	IRQ6	A9
23	IRQ5	A8
24	IRQ4	A7
25	IRQ3	A6
26	DACK2	A5
27	T/C	A4
28	ALE	A3
29	+5V	A2
30	OSC	A1
31	GND	A0

Solder Side


Component Side

Microprocessors and Assembly

8

The Peripheral Component Interconnect (PCI) Bus


- Plug-and-play characteristics
 - contains a series of registers, located in a small ROM on the PCI interface
- First version PCI 1.0 (1992): 32-bit 33 MHz
- Ability to function with a 64-bit data bus



Microprocessors and Assembly

Pin	Signal	Signal	Comments
1	+3.3 V	Signal	
2	NC	+3.3 V	
3	Ground	Signal	(Pin 1 part pins optional)
4	NC	Signal	
5	+5 V	+5 V	
6	+5 V	Signal	
7	Signal	Signal	Interrupt line (open drain)
8	Signal	+5 V	
9	Reserved	Reserved	Pull-up to indicate 5 V or 25 W power required
10	Reserved	Signal	+5 V or +3.3 V
11	Reserved	Reserved	Pull-up to indicate 5 V or 25 W power required
12	Signal	Signal	
13	Signal	Signal	Key notch for 3.3 V-capable cards
14	Reserved	+3.3 V	3.3 V power (optional)
15	Signal	Signal	Bus reset
16	Signal	Signal	66 MHz clock
17	Signal	Signal	Bus grant from motherboard to card
18	Signal	Signal	Bus request from card to motherboard
19	Signal	Signal	Power management event (optional) 3.3 V, open-drain, active low
20	Signal	Signal	
21	Signal	Signal	
22	Signal	Signal	
23	Signal	Signal	
24	Signal	Signal	
25	+3.3 V	Signal	
26	Signal	Signal	Address/data bus (upper half)
27	Signal	Signal	
28	Signal	Signal	
29	Signal	Signal	
30	Signal	Signal	
31	+3.3 V	Signal	
32	Signal	Signal	
33	Signal	Signal	Bus transfer in progress
34	Signal	Signal	Interrupt ready
35	Signal	Signal	Target ready
36	+3.3 V	Signal	Target selected
37	Signal	Signal	Target selected
38	Signal	Signal	PCI target requests halt
39	Signal	Signal	Locked transaction
40	Signal	Signal	Parity error, SDRAM clock or drop drive (obsolete)
41	+3.3 V	Signal	Parity error, SDRAM clock or drop drive (obsolete)
42	Signal	Signal	System error
43	+3.3 V	Signal	Even parity over ADDRESS and COMMAND
44	Signal	Signal	
45	Signal	Signal	Address/data bus (higher half)
46	Signal	Signal	
47	Signal	Signal	
48	Signal	Signal	
49	Signal	Signal	Key notch for 5 V-capable cards
50	Signal	Signal	
51	Signal	Signal	
52	Signal	Signal	Address/data bus (lower half)
53	+3.3 V	Signal	
54	+3.3 V	Signal	
55	Signal	Signal	
56	Signal	Signal	
57	Signal	Signal	
58	Signal	Signal	
59	Signal	Signal	
60	Signal	Signal	For 64-bit extensions, no connect for 32-bit devices
61	+3.3 V	Signal	
62	+3.3 V	Signal	

A PC with PCI Bus




Microprocessors and Assembly

PCI Bus Operation

Bus Commands

C/BE ₃ –C/BE ₀	Command
0000	INTA sequence
0001	Special cycle
0010	I/O read cycle
0011	I/O write cycle
0100–1001	Reserved
1010	Configuration read
1011	Configuration write
1100	Memory multiple access
1101	Dual addressing cycle
1110	Line memory access
1111	Memory write with invalidation

Burst mode Timing




Microprocessors and Assembly

11

PCI Configuration Space

Configuration Memory



Class Codes

Class Code	Function
0000H	Older non-VGA device (not PnP)
0001H	Older VGA device (not PnP)
0100H	SCSI controller
0101H	IDE controller
0102H	Floppy disk controller
0103H	IPI controller
0180H	Other hard/floppy controller
0200H	Ethernet controller
0201H	Token ring controller
0202H	FDDI
0280H	Other network controller
0300H	VGA controller
0301H	XGA controller
0380H	Other video controller
0400H	Video multimedia
0480H	Other multimedia controller
0500H	RAM controller
0580H	Other memory bridge controller
0600H	Host bridge
0601H	ISA bridge
0602H	EISA bridge
0603H	MCA bridge
0604H	PCI-PCI bridge
0605H	PCMCIA bridge
0680H	Other bridge
0700H–FFFEH	Reserved
FFFFH	Not installed

Microprocessors and Assembly

12

Recent Interfacing Standards


- Recent peripheral buses are serial
 - PCI Express
 - USB
 - Thunderbolt
- Achieve higher transfer rate

Microprocessors and Assembly

13

BASIC DMA OPERATION

- Two control signals are used to request and acknowledge a DMA transfer
- **HOLD** input used to request a DMA action
 - Processor stops executing SW and enters hold cycles
 - Has higher priority than INTR or NMI
- **HLDA** output acknowledges the DMA action
 - Indicates processor has put its busses in Hi-Z



Microprocessors and Assembly


14

DMA Signals

- Memory and IO controlled **simultaneously**
 - That's why they have separate control signals
- A DMA read causes the MRDC and IOWC signals to activate simultaneously.
 - transferring data from memory to the I/O device
- A DMA write causes the MWTC and IORC signals to both activate

74F257:

quad 2-line to 1-line multiplexer



DMA Speed

- Data transfer **speed** is determined by speed of the memory device or a DMA controller.
 - Mem speed: 50 ns -> Max DMA speed: 20 MB/s
 - But if DMA Freq 15MHz -> slows the system
- The switch to serial data transfers in modern systems has replaced DMAs.
 - The serial PCI Express bus transfers data at rates exceeding DMA transfers.
 - SATA: 300 Mbps
 - On-board PCI Express: 20 Gbps


THE 8237 DMA CONTROLLER

- A **four-channel** device compatible with 8086/8088, adequate for small systems.
- Capable of DMA transfers at rates up to 1.6M bytes per second.
- Each channel is capable of addressing a full 64K-byte section of memory

Microprocessors and Assembly

17

THE 8237 DMA CONTROLLER




Microprocessors and Assembly


18

8237 Registers I

Command Register



Mode Registers (One for each channel)




Microprocessors and Assembly


19

8237 Registers II

Bus Request Register



Status Register




Microprocessors and Assembly


20

8237 Registers III

Mask Register



Mask Register Set/Reset



Microprocessors and Assembly

21

Software Commands

Signals						Operation
A3	A2	A1	A0	\overline{IOR}	\overline{IOW}	
1	0	0	0	0	1	Read Status Register
1	0	0	0	1	0	Write Command Register
1	0	0	1	0	1	Illegal
1	0	0	1	1	0	Write Request Register
1	0	1	0	0	1	Illegal
1	0	1	0	1	0	Write Single Mask Register Bit
1	0	1	1	0	1	Illegal
1	0	1	1	1	0	Write Mode Register
1	1	0	0	0	1	Illegal
1	1	0	0	1	0	Clear Byte Pointer Flip/Flop
1	1	0	1	0	1	Read Temporary Register
1	1	0	1	1	0	Master Clear
1	1	1	0	0	1	Illegal
1	1	1	0	1	0	Clear Mask Register
1	1	1	1	0	1	Illegal
1	1	1	1	1	0	Write All Mask Register Bits

Microprocessors and Assembly

22

Example: Clear the DOS Mode Video Screen using DMA

```
;A procedure that clears the DOS mode video screen using the DMA
;controller as depicted in Figure 13-12.

;Calling sequence:
;  DI = offset address of area cleared
;  ES = segment address of area cleared
;  CX = number of bytes cleared

LATCHB EQU 10H
CLEARF EQU 7CH
CH0A EQU 70H
CH1A EQU 72H
CH1C EQU 73H
MODE EQU 7BH
CMMD EQU 78H
MASKS EQU 79H
REQ EQU 79H
STATUS EQU 78H
ZERO EQU 0

CLEAR PROC NEAR USES AX

    MOV AX,ES                ;program destination address
    SHL AX,4
    AND AX,DI
    OUT CH1A,AL
    MOV AL,AH
    OUT CH1A,AL

    MOV AX,CX                ;program count
    DEC AX
    OUT CH1C,AL
    MOV AL,AH
    OUT CH1C,AL

    MOV AL,8BH                ;program mode
    OUT MODE,AL
    MOV AL,85H
    OUT MODE,AL

    MOV AL,03H                ;enable block hold transfer
    OUT CMMD,AL

    MOV AL,0BH                ;enable channel 0
    OUT MASKS,AL

    MOV AL,4                  ;start DMA
    OUT REQ,AL

    .REPEAT
    IN AL,STATUS
    UNTIL AL & 1
    RET

CLEAR ENDP

    MOV AX,ES                ;program source address
    SHL AX,4
    ADD AX,SI
    OUT CH0A,AL
    MOV AL,AH
    OUT CH0A,AL

    MOV AL,ZERO                ;save zero in first byte
    MOV ES:[DI],AL

    MOV AX,ES                ;program latch B
    SHL AX,4
    OUT LATCHB,AL
    OUT CLEARF,AL                ;clear F/L
```

Microprocessors and Assembly

25


DISK MEMORY SYSTEMS

- Disk memory is used to store long-term data.
- Many types of disk storage systems are available and they use magnetic media.
- Optical disk memory
 - CD-ROM, DVD
- Flash drives

Microprocessors and Assembly

26


Video Displays: RGB Analog Monitor



27


Generation of VGA video signals

- analog displays use digital-to-analog converter to generate color video voltage



28

VGA Signals




- A high-speed palette SRAM is used to store 256 different 18-bit codes representing hues.
- To select any of 256 colors, an 8-bit code stored in the computer's video display RAM is used to specify color of a picture element.
 - newer systems use larger palette SRAM
- If color codes must be changed, it is done during retrace when RTC is a logic 1.

Microprocessors and Assembly

29

VGA Signals



- Retrace occurs **70.1 times per second vertical** and **31,500 times per second horizontal** direction for a 640×480 display.
 - used to **move the electron beam** to the upper left corner for vertical retrace and the left margin of the screen for horizontal retrace
- The **resolution** of the display determines the memory required for the video interface card.
 - 640×480 bytes of memory (307,200) are required to store all of the pixels for the display

Microprocessors and Assembly

30

