Lecture 22: 80x86 IO Interfacing

Seyed-Hosein Attarzadeh-Niaki

Based on the slides by Hongzi Zhu

Microprocessors and Assembly

-

Review

- · Memory and memory interfacing
 - Memory chips
 - Address decoding
 - Data integrity
 - 8086 memory interfacing

Microprocessors and Assembly

Outline

- IO interfacing
 - Basic IO interfacing
 - 8255 programmable peripheral interface
 - 8253 programmable interval timer


Microprocessors and Assembly

3

I/O in x86 Family

- X86 microprocessors have an I/O space in addition to memory space
- Use special I/O instructions accessing I/O devices at ports (i.e., addresses for I/O)
- Memory can contain machine codes and data, I/O ports only contain data
- Also referred to as peripheral I/O or isolated I/O
- I/O ports are 8 bits in width.
 - a 16-bit port is actually two consecutive 8-bit ports being addressed

Microprocessors and Assembly



I/O Instructions – 8-Bit Instance

Format: IN dest, source OUT dest, source

- Direct I/O instructions:
 - port# ranges from 00h to 0ffh, 256 ports in total

(1) IN AL port# OUT port#, AL

- Indirect I/O instructions:
 - port# ranges from 0000h to 0ffffh, 65536 ports in all
 - use a 16-bit address that resides in the DX register

(2) MOV DX,port# MOV DX,port#
IN AL,DX OUT DX,AL

- Note: no segment concept for port addresses
- Instructions are also provided to transfer strings of data between memory and I/O.
 - INS and OUTS, found except the 8086/8088

Microprocessors and Assembly

I/O Example

In a given 8088-based system, port address 22H is an input port for monitoring the temperature. Write Assembly language instructions to monitor that port continuously for the temperature of 100 degrees. If it reaches 100, then BH should contain 'Y'.

Solution:

BACK: IN AL,22H
CMP AL,100
JNZ BACK
MOV BH,'Y'

Microprocessors and Assembly

Personal Computer I/O Map


- the PC uses part of I/O map for dedicated functions, as shown here
- I/O space between ports 0000H and 03FFH is normally reserved for the system and ISA bus
- ports at 0400H—FFFFH are generally available for user applications, mainboard functions, and the PCI bus
- 80287 coprocessor uses 00F8H-00FFH, so Intel reserves I/O ports 00F0H-00FFH

Microprocessors and Assembly

7


Output Port Design: Latches

- Latch the data coming from the CPU
- · Address decoding
- TTL-compatible voltages: 0-> 0.0 V to 0.4 V , 1-> 2.4 V to 5.0 V



Input Port Design: Three-State Buffers

- Use tri-state buffer to connect to system data bus
- · Address decoding
- A pull-up resistor ensures when the switch is open, the output signal is a logic 1.
- Mechanical switch contacts physically bounce when they are closed



I/O Instructions — 16-Bit Instance


- For 16-bit I/O modules
- Direct I/O instructions:
 - port# ranges from 00h to 0ffh, 256 ports in total


IN AX, port# OUT port#, AX


- Indirect I/O instructions:
 - port# ranges from 0000h to 0ffffh, 65536 ports in all
 - use a 16-bit address that resides in the DX register


MOV DX, port# MOV DX, port# IN AX, DX OUT DX, AX

Microprocessors and Assembly









Internal Structure and Pins

- Data bus buffer
 - An interface between CPU and 8255
 - Bidirectional, tri-state, 8-bit

Read/Write control logic

- Internal and external control signals
- RESET: high-active, clear the control register, all ports are set as input port
- ~CS, ~RD, ~WR
- A₁, A₀: port selection signals

Interna	1 Data Bus
Group A Control	Group A PA ₇ -PA ₀
Data Bus Buffer	Group A Port C (upper bits)
$\begin{array}{c c} \hline RD \\ \hline WR \\ \hline A_0 \\ \hline CS \\ \hline \end{array} \begin{array}{c} Read/ \\ Write \\ Logic \\ \hline \end{array}$	Group B PC 3(2)~PC 0 (lower bits)
Group B Control	Group B PB7~PB0

~CS	5 A ₁	A ₀	~RD ·	~WR	Function
0	0	0	0	1	PA->Data bus
0	0	1	0	1	PB->Data bus
0	1	0	0	1	PC->Data bus
0	0	0	1	0	Data bus->PA
0	0	1	1	0	Data bus->PB
0	1	0	1	0	Data bus->PC
0	1	1	1	0	Data bus->CR
1	×	×	1	1	D ₀ ~D ₇ in float

Microprocessors and Assembly

15

Operation Modes

- Input/output modes
 - Mode 0, simple I/O mode:
 - PA, PB, PC: PCU{PC₄~PC₇}, PCL{PC₀~PC₃}
 - No Handshaking: negotiation between two entities before communication
 - Each port can be programmed as input/output port
 - Mode 1:
 - PA, PB can be used as input/output ports with handshaking
 - PCU{PC₃~PC₇}, PCL{PC₀~PC₂} are used as handshake lines for PA and PB, respectively
 - Mode 2:
 - · Only PA can be used for bidirectional handshake data transfer
 - PCU{PC₃~PC₇} are used as handshake lines for PA
- Bit set/reset (BSR) mode
 - Only PC can be used as output port
 - Each line of PC can be set/reset individually

Microprocessors and Assembly

Control Register & Op. Modes


- An 8-bit internal register in 8255
- Selected when A₁=1, A₀=1
- Mode selection word
 - Input/output modes




BSR mode



Microprocessors and Assembly



Select Input/output Mode Examples



1. Write ASM instructions for setting the 8255 in simple I/O mode with PA and PB being output port and PC being input port.

```
MOV AL, 10001001B
MOV DX, ControlPort
OUT DX, AL
```

2. Assume that the address of the control register of the 8255 is 63H, give out the instructions that set up the 8255 in mode 0 where PA, PB and PCU are used as input ports and PCL is used as output port.

```
MOV AL, 10011010B
OUT 63H, AL
```


Microprocessors and Assembly

19

Time in Embedded Real-time Systems


- Time is an inherent part of real-time systems
- Problem: Instruction-sets do not expose the precise timing of the underlying hardware to the programmer
- Solutions?
- 1. Number of executed instructions × cycle time
 - Problems: imprecise timing (especially with modern hardware), inflexible software
- 2. A dedicated hardware for timing

Microprocessors and Assembly




The 8253/54 PIT

- The 8253/54
 Programmable interval timer is used to generate a lower frequency for various uses e.g.,
 - Event counter
 - Accurate time delays
- 8253 used in the first PC decoded at ports 40H–43H
 - Replaced with 8254 later




Microprocessors and Assembly

Interface to the System




- There are three independent counters.
- ➤ The input frequency can be divided from 1 to 65536 (Binary), or from 1 to 10000 (BCD)
- Shape of the output frequency:
 - ❖Square-wave
 - **❖**One-shot
 - ❖ Square-wave with various duty cycles.




- Gate is used to enable (High) or disable (Low) the counter.
- Bidirectional bus D0-D7 is connected to D0-D7 of the system bus (even addresses).

Microprocessors and Assembly Ov

Internal Structure





To operate a 16-bit down counter

- a 16-bit count is loaded in the counter
- begins to decrement the count until it reaches 0
- generates a pulse that can be used to interrupt the CPU

Microprocessors and Assembly

Summary of the Features

- Three independent 16-bit down counters
- 8254 can handle inputs from DC to 10 MHz (5MHz 8254-5 8MHz 8254 10MHz 8254-2) whereas 8253 can operate up to 2.6 MHz
- Three counters are identical and pre-settable, and can be programmed for either binary or BCD count
- Counter can be programmed in six different modes
- Compatible with all Intel and most other microprocessors
- 8254 has a powerful command called READ BACK command which allows the user to check the count value, programmed mode and current mode and current status of the counter

Microprocessors and Assembly

25

8253 Bus Access

Data bus buffer

- interface the 8253/4 to the system data bus
- Bi-directional, tri-state, 8-bit

Read/Write control logic

- ~CS
 - Tied to a decoded address
- ~RD, ~WR
 - In isolated I/O: ~IOR, ~IOW
 - Memory-mapped I/O: ~MEMR, ~MEMW
- A1, A0
 - Select the control word register and counters
 - usually connected to address lines A1, A0

A_1	\mathbf{A}_{0}	Selection		How to R/W 16-bit
0	0	Counter 0	4	counters
0	1	Counter 1		from a
1	0	Counter 2		single
1	1	Control word Register		address?

/CS	/RD	/WR	A1A0	FUNCTION
0	1	0	00	Write counter0 (to CR0)
0	1	0	01	Write counter1 (to CR1)
0	1	0	10	Write counter2 (to CR2)
0	1	0	11	Write control port
0	0	1	00	Read counter0 (from OL0)
0	0	1	01	Read counter1 (from OL1)
0	0	1	10	Read counter2 (from OL2)
0	0	1	11	Read control port (for 8254)
1	х	х	xx	Not available

Microprocessors and Assembly

Write/Read Operations

WRITE:

- Write a control word into control register
- Load the low-order byte of a count in the counter register
- Load the high-order byte of a count in the counter register

• READ:


- Simple Read: two I/O read operations, first one for low-order byte and then one for the high order byte
- Counter Latch Command: one I/O write operation used to write a
 control word to the control register to latch a count in the output
 latch, then two I/O read operations are used to read the latched count
 as in Simple Read.
- > Read-Back Command: for 8254 only


Microprocessors and Assembly

27

Operation of 8253

- 8253 takes one CLK pulse to convey the count from CR to CE
- CE will start to count only when GATE = 1
 - When to check the GATE?
 On every CLK pulse's rising (0-to-1) edge
 - When to count down?
 On every CLK pulse's falling (1-to-0) edge






Microprocessors and Assembly

Modes of Operation

- Mode 0: Interrupt on Terminal Count
- Mode 1: Hardware Retriggerable Oneshot
- Mode 2: Rate Generator
- Mode 3: Square Wave Rate Generator
- Mode 4: Software Triggered Strobe
- Mode 5: Hardware Triggered Strobe



8253/4 Gate Pin Operation

Modes 0 and 4

- Counting is suspended while GATE is low
- Resumed while GATE is high

Modes 1 and 5


- Rising edge of GATE starts counting
- GATE may go low without affecting counting
- Another rising edge will restart the count from the beginning

Modes 2 and 3

- GATE low forces OUT high immediately (without waiting for a clock pulse) and resets the counter (on the next clock falling edge)
- When GATE goes high again, counting restarts from the beginning

Signal Status Modes	Low Or Going Low	Rising	High	
0	Disables Counting		Enables Counting	
1		Initiates Counting Resets Output after Next Clock		
2	Disables Counting Sets Output Immediately High	Initiates Counting	Enables Counting	
3	Disables Counting Sets Output Immediately High	Initiates Counting	Enables Counting	
4	Disables Counting		Enables Counting	
5		Initiates Counting		

Microprocessors and Assembly







Example 1: Write a program to initialize counter 2 in mode 0 with a count of $\overline{C030H}$. Assume address for control register = 0BH, counter 0 = 08H, counter 1 = 09H and counter 2 = 0AH.

Sol.: Control word

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0		
SC ₁	SC ₂	RW_1	RW ₀	\mathbf{M}_2	M ₁	\mathbf{M}_0	BCD		
1	0	1	1	0	0	0	0	=	ВОН

Source Program

MOV AL, BOH

OUT OBH,AL ; Loads control word (BOH) in the control

; register.

MOV AL, 30H


OUT OAH, AL ; Loads lower byte of (30H) the count.

MOV AL, OCOH

OUT OAH, AL ; Loads higher byte (COH) of the count.

Mode 0: Interrupt on Terminal Count I

- Normal Operation:
 - The output will be initially **low** after the mode set operation;
 - After the count is loaded into the selected CR the output will remain low
 - When the terminal count is reached, the output will go high and remain high until the selected counter is reloaded
 - Output: N clock pulses low and high afterwards after writing a count



Microprocessors and Assembly


33

Mode 0: Interrupt on Terminal Count II

- Gate disable:
 - Gate = 1 enables counting
 - Gate = 0 disables counting
- New count:
 - If a new count is written to the counter, it will be loaded on the next CLK pulse and counting will continue from the new count
 - In case of two byte count:
 - · Writing the first byte disables the current counting
 - Writing the second byte loads the new count on the next CLK pulse and counting will continue from the new count

Microprocessors and Assembly

Mode 0: Interrupt on Terminal Count III



When loading a new count N, the actual number of CLK pulses in OUT is N+1

Does not automatically repeat

Mode 1:

Hardware Retriggerable One-shot I

- Normal Operation:
 - The output will be initially **high** after the mode set operation;
 - The output will go low on the CLK pulse following the rising (0-to-1) edge of the gate input;
 - The output will go high on the terminal count and remain high until the next rising edge of the gate input.
 - Output: one-shot of N clock pulses on every trigger

Microprocessors and Assembly

Mode 1: Hardware Retriggerable One-shot II


· Retriggering:

 retriggerable, hence the output will remain low for the full count after any rising edge of the gate input

New count:

- If the counter is loaded during one shot pulse, the current one shot is not affected unless the counter is retriggered
- If retriggered, the counter is loaded with the new count and the one-shot pulse continues until the new count expires

Microprocessors and Assembly



Mode 2: Rate Generator I

- Also called divide-by-N counter
- Normal Operation:
 - The output will be initially **high**;
 - The output will go **low** for one clock pulse before the terminal count;
 - The output then goes high, the counter reloads the initial count and the process is repeated
 - Output: periodical signal with a period of N-1 clock pulses high and 1 clock pulse low


Microprocessors and Assembly

39

Mode 2: Rate Generator II


- Gate disable:
 - If Gate=1 it enables a counting otherwise it disables counting (Gate=0)
 - If Gate goes low during a low output pulse, output is set immediately high
- New count:
 - The current counting sequence is not affected when the new count is written
 - If a trigger (a rising edge of GATE) is received after writing a new count but before the end of the current period, the new count will be loaded with the new count on the next CLK pulse and counting will continue from the new count
 - Otherwise, the new count will be loaded at the end of the current counting cycle
 - Note: In mode 2, a count of 1 is illegal. Why?

Microprocessors and Assembly



Mode 3: Square Wave Rate Generator I


- Normal Operation:
 - The output will be initially high;
 - For even count, counter is decremented by 2 on the falling edge of each clock pulse; when reaches terminal count, the state of the output is changed and the counter is reloaded with the full count and the whole process is repeated
 - For odd count, the first clock pulse decrements the count by 1. Subsequent clock pulses decrement the clock by 2. After timeout, the output goes low and the full count is reloaded. The first clock pulse (following the reload) decrements the count by 3 and subsequent clock pulse decrement the count by two. Then the whole process is repeated.
 - Output: if the count is odd, the output will be high for (n+1)/2 counts and low for (n-1)/2 counts.



Mode 3: Square Wave Rate Generator II

· Gate disable:

- If Gate is 1 counting is enabled otherwise it is disabled.
- If Gate goes low while output is low, output is set high immediately.
 After this, When Gate goes high, the counter is loaded with the initial count on the next clock pulse and the sequence is repeated.



Microprocessors and Assembly

4

Mode 3: Square Wave Rate Generator III

New count:

- The current counting sequence is not affected when the new count is written.
- If a trigger is received after writing a new count but before the end of the current half-cycle of the square wave, the counter will be loaded with the new count on the next CLK pulse and counting will continue from the new count.
- Otherwise, the new count will be loaded at end of the current halfcycle.

When loading a new count *N*, the current half will not be affected

Automatically repeat on terminal count

Microprocessors and Assembly


Mode 4: Software Triggered Strobe I

- Similar to mode 2 except that the counter is not auto-reloaded
- Normal Operation:
 - The output will be initially high;
 - The output will go low for one CLK pulse after the terminal count
- · Gate disable:
 - If Gate is one, the counting is enabled; otherwise, it is disabled
- New count:
 - If a new count is written during counting, it will be loaded on the next CLK pulse and counting will continue from the new count. If the count is two byte then:
 - Writing the first byte has no effect on counting
 - · Writing the second byte allows the new count to be loaded on the next CLK pulse

Microprocessors and Assembly

45

Mode 4: Software Triggered Strobe II



When loading a new count *N*, the actual number of CLK pulses in OUT is *N*+1

Automatically repeat

Mode 5: Hardware Triggered Strobe (Retriggerable) I

- Similar to mode 4 except that triggered by GATE.
- Normal Operation:
 - The output will be initially high;
 - The counting is triggered by the rising edge of the Gate
 - The output will go low for one CLK pulse after the terminal count


Retriggering:

- If the triggering occurs during the counting, the initial count is loaded on the next CLK pulse and the counting will be continued until the terminal count is reached
- New count:
 - the current counting sequence will not be affected. If the trigger occurs
 after the new count but before the terminal count, the counter will be
 loaded with the new count on the next CLK pulse and counting will
 continue from there

Microprocessors and Assembly

47


Mode 5: Hardware Triggered Strobe (Retriggerable) II



When loading a new count *N*, the current counting will not be affected

Automatically repeat on terminal count

Microprocessors and Assembly



- 97 (a) counter 0 for binary count of mode 3 (square wave) to divide CLK0 by number 4282 (BCD)
- (b) counter 2 for binary count of mode 3 (square wave) to divide CLK2 by number C26A hex
- (c) Find the frequency of OUT0 and OUT2 in (a) and (b) if CLK0 = 1.2 MHz, CLK2 = 1.8 MHz.

Solution:

1001 01 11

Control register

(c) The output frequency for OUT0 is 1.2MHz divided by 4282, which is 280 Hz. Notice that the program in part (a) used instruction "MOV AX,4282H" since BCD and hex numbers are represented in the same way, up to 9999. For OUT2, CLK2 of 1.8 MHz is divided by 49770 since C26AH = 49770 in decimal. Therefore, OUT2 frequency is a square wave of 36 Hz.


OUT 96H,AL ;send the low byte MOV AL,AH ;to count 2

OUT 96H,AL ;send the high byte to counter 2)

Microprocessors and Assembly

Example

The frequency of CLK is 2MHz, write initiation program to let counter 0 generate an interruption request after 100µs, let counter 1 generate 50% duty cycle square wave with a period of 10µs, and let counter 2 generate a negative pulse every 1ms.



Microprocessors and Assembly

MOV DX, OFF07H
MOV AL, 00010000B
OUT DX, AL
MOV AL, 01010110B
OUT DX, AL
MOV DX, OFF04H
MOV AL, 200
OUT DX, AL
MOV DX, OFF05H
MOV AL, 20
OUT DX, AL
MOV DX, OFF07H
MOV AL, 10110100B
OUT DX, AL
MOV DX, OFF06H
MOV AX, 2000
OUT DX, AL
MOV DX, OFF06H
MOV AX, 2000
OUT DX, AL
MOV DX, AL
MOV DX, AL
MOV DX, OFF06H
MOV AX, AL
MOV DX, AL
MOV AL, AH
OUT DX, AL
MOV AL, AH
OUT DX, AL
MOV AL, AH
OUT DX, AL

Next Lecture

8086 Interrupts

Microprocessors and Assembly