Lecture 17: 80x86 Microprocessor Architecture

Seyed-Hosein Attarzadeh-Niaki

Some slides due to Hongzi Zhu

Microprocessors and Assembly

1

Outline

- 8086 internal structure
- 8086/88 pins, signals, and buses


Microprocessors and Assembly

)

Evolution of 80X86 Family

- 8086, born in 1978
 - First 16-bit microprocessor
 - 20-bit address data bus, i.e. $2^{20} = 1MB$ memory
 - First pipelined microprocessor
- 8088
 - Data bus: 16-bit internal, 8-bit external
 - Fit in the 8-bit world, e.g., motherboard, peripherals
 - Adopted in the IBM PC + MS-DOS open system
- 80286, 80386, 80486
 - Real/protected modes
 - Virtual memory

Microprocessors and Assembly





Bus Interface Unit


- Take in charge of data transfer between CPU and memory and I/O devices as well
 - Instruction fetch, instruction queuing, operand fetch and storage, address relocation and Bus control
- Consists of :
 - Four 16-bit segment registers: CS, DS, ES, SS
 - One 16-bit instruction pointer: IP
 - One 20-bit address adder: e.g., CS left-shifted by 4 bits + IP (CS*16+IP)
 - A 6-byte instruction queue
- While the EU is executing an instruction, the BIU will fetch the next one or several instructions from the memory and put in the queue

Microprocessors and Assembly

.







Execution Unit Registers I

Accumulator Register (AX)

- The I/O instructions use the AX or AL for inputting / outputting 16 or 8 bit data to or from an I/O port.
- Multiplication and Division instructions also use the AX or AL.

Base Register (BX)

- This is the only general purpose register whose contents can be used for addressing the 8086 memory.
- All memory references utilizing this register content for addressing use DS as the default segment register.

Counter Register (CX)

• Instructions such as SHIFT, ROTATE and LOOP use the contents of CX as a counter.

Data Register (DX)

• Used to hold the high 16-bit result (data) in 16x16 multiplication or the high 16-bit dividend (data) before a 32/16 division and the 16-bit reminder after division.

Microprocessors and Assembly

9

Execution Unit Registers II


Stack Pointer (SP) and Base Pointer (BP)

- SP and BP are used to access data in the stack segment.
- SP is used as an offset from the current SS during execution of instructions that involve the stack segment in the external memory.
- SP contents are automatically updated (incremented/ decremented) due to execution of a POP or PUSH instruction.
- BP contains an offset address in the current SS, which is used by instructions utilizing the based addressing mode.

Source Index (SI) and Destination Index (DI)

- Used in indexed addressing.
- Instructions that process data strings use the SI and DI registers together with DS and ES respectively in order to distinguish between the source and destination addresses.

Microprocessors and Assembly



More about Signed Numbers CF and OF

- The most significant bit (MSB) as sign bit, the rest of bits as magnitude
 D7 D6 D5 D4 D3 D2 D1 D0
 Isign magnitude
 - For negative numbers, D7 is 1, but the magnitude is represented in 2's complement
- CF is used to detect errors in unsigned arithmetic operations
- OF is used to detect errors in signed arithmetic operations
 - E.g., for 8-bit ops, OF is set when there is a carry from d6 to d7 or from d7 out, but not both

Microprocessors and Assembly

Examples of Conditional Flags

+ 2F 0010 1111 67 0110 0111

CF = 0 since there is no carry beyond d7

PF = 0 since there is an odd number of 1s in the result


AF = 1 since there is a carry from d3 to d4

ZF = 0 since the result is not zero

SF = 0 since d7 of the result is zero OF = 0 since there is no carry from d6 to d7 and no carry beyond d7

+ 96 0110 0000 + 70 0100 0110 +166 1010 0110

According to the CPU, this is -90, which is wrong. (OF = 1, SF = 1, CF = 0)



 $\begin{array}{ccc} -128 & 1000\ 0000 \\ +-\underline{2} & \underline{1111\ 1110} \\ -130 & 0111\ 1110 \end{array}$

According to the CPU, the result is +126, OF=1, SF=0 (positive), CF=1

Microprocessors and Assembly


1

Pipelining in 8086


- BIU fetches and stores instructions once the queue has more than 2 empty bytes
- EU consumes instructions pre-fetched and stored in the queue at the same time
- · Increases the efficiency of CPU
- When it works?
 - Sequential instruction execution
 - Branch penalty: when jump instruction executed, all pre-fetched instructions are discarded


nonpipelined (e.g., 8085)


pipelined (e.g., 8086)




Microprocessors and Assembly









Signals Common to Min/Max Modes

- V_{cc}

 $\rightarrow AD_{15}$

 $\rightarrow AD_{16}/S_3$

→ AD₁₇ / S₄

 \rightarrow AD₁₈ / S₅

 $\rightarrow AD_{19} / S_6$ $\rightarrow \overline{BHE} / S_7$

 $-MN/\overline{MX}$

(RQ / GT₀)

(RQ/GT,)

 $\frac{(LOCK)}{(S_2)}$

 (\overline{S}_1)

 (\overline{S}_0)

 (QS_0)

 (QS_1)

 $\rightarrow \overline{RD}$

30 ←→ HLDA

 $\rightarrow \overline{WR}$

→ M/ IO

→ DT/ R

→ DEN

 \rightarrow ALE

→ INTA

← TEST

— READY

- RESET

→ HOLD

39

38

37

35

34

33

32

29

28

27

26

24

23

22

8086 ³¹

1

3

8

9

10

11

14

→ 15

>) 16

> 18

19

20

GND ←

AD₁₄ ←

AD₁₃ ←

AD₁₂ ←

AD₁₁ ←

AD_o ←

AD₋ ←

 $AD_4 \longleftrightarrow 12$

 $NMI \longleftrightarrow 17$

 $AD_3 \longleftrightarrow 13$

 AD_2

AD, ←

AD₀ ←

INTR ·

CLK -

GND ←

AD₁₀

AD₈

RESET (Input)

Causes the processor to immediately terminate its present activity.

The signal must be active HIGH for at least four clock cycles.

CLK

The clock input provides the basic timing for processor operation and bus control activity. Its an asymmetric square wave with 33% duty cycle.

INTR Interrupt Request

This is a triggered input. This is sampled during the last clock cycles of each instruction to determine the availability of the request. If any interrupt request is pending, the processor enters the interrupt acknowledge cycle.

This signal is active high and internally synchronized. 19

Min/Max Pins

The 8086 microprocessor can work in two modes of operations: Minimum mode and Maximum mode.

In the <u>minimum mode</u> of operation the microprocessor <u>is not</u> associated with any co-processors and can not be used for multiprocessor systems.


In the <u>maximum mode</u> the 8086 <u>can work</u> in multi-processor or co-processor configuration.

Minimum or maximum mode operations are decided by the pin MN/MX(Active low).

When this pin is <u>high</u> 8086 operates in <u>minimum mode</u> otherwise it operates in Maximum mode.

Microprocessors and Assembly

20





21 ← RESET

NTR \longrightarrow 18

CLK → 19

GND ← 20





Control Signals

- MN/~MX: Minimum mode (high level), Maximum mode (low level)
- ~RD: output, CPU is reading from memory or IO
- ~WR: output, CPU is writing to memory or IO
- M/~IO: output, CPU is accessing memory (high level) or IO (low level)
- READY: input, memory/IO is ready for data transfer
- ~DEN: output, used to enable the data transceivers
- DT/~R: output, used to inform the data transceivers the direction of data transfer, i.e., sending data (high level) or receiving data (low level)
- ****BHE:** output, ****BHE=0**, AD8-AD15 are used, ****BHE=1**, AD8-AD15 are not in use
- ALE: output, used as the latch enable signal of the address latch


Microprocessors and Assembly


23


Control Signals


- HOLD: input signal, hold the bus request
- HLDA: output signal, hold request ack
- INTR: input, interrupt request from 8259 interrupt controller, maskable by clearing the IF in the flag register
- INTA: output, interrupt ack
- **NMI:** input, non-maskable interrupt, CPU is interrupted after finishing the current instruction; cannot be masked by software
- RESET: input signal, reset the CPU
 - IP, DS, SS, ES and the instruction queue are cleared
 - CS = FFFFH
 - What is the address of the first instruction that the CPU will execute after reset?


Microprocessors and Assembly











Next Lecture

- 80x86 memory organization
 - Memory segments
- Addressing modes

Microprocessors and Assembly