Lecture 18: 80x86 Memory Organization

Seyed-Hosein Attarzadeh-Niaki


Microprocessors and Assembly

-

Review

- 8086 internal structure
- 8086/88 pins, signals, and buses

Microprocessors and Assembly



Register Name of the Register		Special Function
AX	16-bit Accumulator	Stores the 16-bit results of arithmetic and logic operations
AL	8-bit Accumulator	Stores the 8-bit results of arithmetic and logic operations
ВХ	Base register	Used to hold base value in base addressing mode to access memory data
CX	Count Register	Used to hold the count value in SHIFT, ROTATE and LOOP instructions
DX	Data Register	Used to hold data for multiplication and division operations
SP	Stack Pointer	Used to hold the offset address of top stack memory
ВР	Base Pointer	Used to hold the base value in base addressing using SS register to access data from stack memory
SI	Source Index	Used to hold index value of source operand (data) for string instructions
DI	Data Index	Used to hold the index value of destination operand (data) for string operations

Outline

- 80x86 memory organization
 - Memory segments
- Addressing modes


Microprocessors and Assembly

.

Program Segments

- A typical program on 8086 consists of at least three segments
 - code segment: contains instructions that accomplish certain tasks
 - data segment: stores information to be processed
 - stack segment: store information temporarily
- What is a segment?
 - A memory block includes up to 64KB. Why?
 - Begins on an address evenly divisible by 16, i.e., an address looks like in XXXX0H. Why?

Microprocessors and Assembly



- 8086's 1-megabyte memory is divided into segments of up to 64K bytes.
- The 8086 can directly address four segments (256K bytes within the 1M byte of memory) at a particular time.
- Programs obtain access to code and data in the segments by changing the segment register content to point to the desired segments.

Segment Registers

Code Segment Register

 CS contains the base or start of the current code segment; IP contains the distance or offset from this address to the next instruction byte to be fetched.

Data Segment Register

- Points to current data segment; most instruction operands are fetched from this segment.
- The 16-bit contents of the Source Index (SI) or Destination Index (DI) or a 16-bit displacement are used as offset for computing the 20-bit physical address.

Stack Segment Register

- · Points to the current stack.
- The 20-bit physical stack address is calculated from the Stack Segment (SS) and the Stack Pointer (SP) for stack instructions such as PUSH and POP.
- In based addressing mode, the 20-bit physical stack address is calculated from the Stack segment (SS) and the Base Pointer (BP).

Extra Segment Register

- Points to the extra segment in which data (in excess of 64K pointed to by the DS) is stored.
- String instructions use the ES and DI to determine the destination's 20-bit physical address.

Microprocessors and Assembly

Logical & Physical Address

Physical address

- 20-bit address that is actually put on the address bus
- A range of 1MB from 00000H to FFFFFH
- Actual physical location in memory

Logical address

- Consists of a segment value (determines the beginning of a segment) and an offset address (a relative location within a 64KB segment)
- E.g., an instruction in the code segment has a logical address in the form of

CS (code segment register):IP (instruction pointer)

Microprocessors and Assembly

0

Logical & Physical Address

CS

2 5 0

1. Start with CS

2. Shift left CS.

3. Add IP.

- logical address -> physical address
 - Shift the segment value left one hex digit (or 4 bits)
 - Then adding the above value to the offset address
 - One logical -> only one physical
- Segment range representation
 - Maximum 64KB
 - logical 2500:0000 2500:FFFF
 - Physical 25000H 34FFFH (25000 + FFFF)

Microprocessors and Assembly

10

5


2 5 0 0 0

2 E 5 F 3

Physical Address Wrap-around

- When adding the offset to the shifted segment value results in an address beyond the maximum value FFFFFH
- E.g., what is the range of physical addresses if CS=FF59H?
 - Answer:

The low range is FF590H, and the range goes to FFFFFH and wraps around from 00000H to 0F58FH (FF590+FFFF).



Microprocessors and Assembly

Logical & Physical Address

- Physical address -> logical address ?
 - One physical address can be derived from different logical addresses
 - E.g.,

Logical address (hex)	Physical address (hex)		
1000:5020	15020		
1500:0020	15020		
1502:0000	15020		
1400:1020	15020		
1302:2000	15020		

Microprocessors and Assembly

Code Segment

- 8086 fetches instructions from the code segment
 - Logical address of an instruction: CS:IP
 - Physical address is generated to retrieve this instruction from memory
 - What if desired instructions are physically located beyond the current code segment?

Solution: Change the CS value so that those instructions can be located using new logical addresses

Microprocessors and Assembly

13

Data Segment

- Information to be processed is stored in the data segment
 - Logical address of a piece of data: DS:offset
 - Offset value: e.g., 0000H, 23FFH
 - Offset registers for data segment: BX, SI and DI
 - Physical address is generated to retrieve data (8-bit or 16-bit) from memory
 - What if desired data are physically located beyond the current data segment?

Solution: Change the DS value so that those data can be located using new logical addresses

Microprocessors and Assembly

Data Representation in Memory

- Memory can be logically imagined as a consecutive block of bytes
- How to store data whose size is larger than a byte?
 - Little endian: the low byte of the data goes to the low memory location
 - Big endian: the high byte of the data goes to the low memory location
 - E.g., 2738H

Microprocessors and Assembly

15


Stack Segment

- A section of RAM memory used by the CPU to store information temporarily
 - Logical address of a piece of data: SS:SP (special applications with BP)
 - Most registers (except segment registers and SP) inside the CPU can be stored in the stack and brought back into the CPU from the stack using push and pop, respectively
 - Grows downward from upper addresses to lower addresses in the memory allocated for a program
 - Why? To protect other programs from destruction
 - Note: Ensure that the code section and stack section would not write over each other

Microprocessors and Assembly

Push & Pop


• 16-bit operation



Microprocessors and Assembly

17

Push & Pop



Microprocessors and Assembly

Extra Segment

- An extra data segment, essential for string operations
 - Logical address of a piece of data: ES:offset

• Offset value: e.g., 0000H, 23FFH

Offset registers for data segment: BX, SI and DI

In Summary,

Table 1-3: Offset Registers for Various Segments

Segment register:	CS	DS	ES	SS
Offset register(s):	IP	SI, DI, BX	SI, DI, BX	SP, BP

Microprocessors and Assembly

19

Segment Overrides

Offset registers are used with default segment registers

Table 1-3: Offset Registers f	-3: Offset Registers for Various Segments				
Segment register:	CS	DS	ES	SS	
Offset register(s):	IP	SI, DI, BX	SI, DI, BX	SP, BP	

- 80x86 allows the program to override the default segment registers
 - Specify the segment register in the code

Instruction	Segment Used	Default Segment
MOV AX,CS:[BP]	CS:BP	SS:BP
MOV DX,SS:[SI]	SS:SI	DS:SI
MOV AX,DS:[BP]	DS:BP	SS:BP
MOV CX,ES:[BX]+12	ES:BX+12	DS:BX+12
MOV SS:[BX][DI]+32,AX	SS:BX+DI+32	DS:BX+DI+32

Memory Map of the IBM PC

- 1MB logical address space
- 640K max RAM
 - In 1980s, 64kB-256KB
 - MS-DOS, application software
 - DOS does memory management;
 you do not set CS, DS and SS
- Video display RAM
- ROM
 - 64KB BIOS
 - Various adapter cards

What about IO device addresses?

O00000H

RAM 640K

9FFFFH

Video Display RAM 128K

BFFFFH

C0000H

256K

FFFFFH

Microprocessors and Assembly

2

BIOS Function

- Basic input-output system (BIOS)
 - Tests all devices connected to the PC when powered on and reports errors if any
 - Load DOS from disk into RAM
 - Hand over control of the PC to DOS
- Recall that after CPU being reset, what is the first instruction that CPU will execute?

Microprocessors and Assembly

ADDRESSING MODES

Microprocessors and Assembly

23

Addressing Modes

- Every instruction of a program has to operate on a data.
 The different ways in which a source operand is denoted in an instruction are known as addressing modes.
- 1. Register Addressing

Group I: Addressing modes for register and immediate data

Group II: Addressing modes for

memory data

- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing

Group III : Addressing modes for I/O ports


10. Indirect I/O port Addressing


Group IV: Relative Addressing mode


11. Relative Addressing12. Implied Addressing

Group V: Implied Addressing mode

Addressing Modes Register Addressing Data are held within registers **Immediate Addressing** No need to access memory **Direct Addressing Register Indirect Addressing Example: Based Addressing** MOV BX, DX **Indexed Addressing** Copy the contents of DX into BX **Based Index Addressing String Addressing MOV ES, AX** Direct I/O port Addressing Copy the contents of AX into ES .O. Indirect I/O port Addressing 1. Relative Addressing 2. Implied Addressing 25 Microprocessors and Assembly







Addressing Modes: Memory Access To access memory we use these four registers: BX, SI, DI, BP AX AH IAL BX BH BL 15 BB BH BL

- Combining these registers inside [] symbols, we can get different memory locations (Effective Address, EA)
- Supported combinations:

+ disp

[BX + SI] [BX + DI] [BP + SI] [BP + DI]	[SI] [DI] d16 (variable offset only) [BX]	[BX + SI + d8] [BX + DI + d8] [BP + SI + d8] [BP + DI + d8]
[SI + d8] [DI + d8] [BP + d8] [BX + d8]	[BX + SI + d16] [BX + DI + d16] [BP + SI + d16] [BP + DI + d16]	[SI + d16] [DI + d16] [BP + d16] [BX + d16]
BX SI		

BX BH BL CX CH CL DX DH DL 15 0 SP DS SI SS Flag Register EU BIU

Addressing Modes

Microprocessors and Assembly

- . Register Addressing
- 2. Immediate Addressing
- . Direct Addressing
- Register Indirect Addressing
- . Based Addressing
- 5. Indexed Addressing
- . Based Index Addressing
- 3. String Addressing
- . Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- L1. Relative Addressing
- **12. Implied Addressing**



Here, the effective address of the memory location at which the data operand is stored is given in the instruction.

The effective address is just a 16-bit number written directly in the instruction.


Example:


MOV BX, [1354H] MOV BL, [0400H]

The square brackets around the $1354_{\rm H}$ denotes the contents of the memory location. When executed, this instruction will copy the contents of the memory location DS: $1354_{\rm H}$ into BX register.

This addressing mode is called direct because the displacement of the operand from the segment base is specified directly in the instruction.

Microprocessors and Assembly





Addressing Modes

- Register Addressing
- . Immediate Addressing
- Direct Addressing
- . Register Indirect Addressing
- Based Addressing
- . Indexed Addressing
- 7. Based Index Addressing
- 3. String Addressing
- 9. Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- 1. Relative Addressing
- 12. Implied Addressing



SI or DI register is used to hold an index value for memory data and a signed 8-bit or unsigned 16bit displacement will be specified in the instruction.

Displacement is added to the index value in SI or DI register to obtain the EA.

In case of 8-bit displacement, it is sign extended to 16-bit before adding to the base value.

Example:

MOV CX, [SI + 0A2H]

Also: MOV CX, [SI]+0A2H
Operations:

FFA2_H ← A2_H (Sign extended)

(CL) ← (MA) (CH) ← (MA + 1)

Microprocessors and Assembly

33

Addressing Modes

displacement.

Example:

- Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 1. Register Indirect Addressing
- Based Addressing
- 5. Indexed Addressing
- . Based Index Addressing
- . String Addressing
- . Direct I/O port Addressing
- 10. Indirect I/O port Addressing
- L1. Relative Addressing
- 12. Implied Addressing



MOV DX, [BX + SI + OAH]

Also: MOV DX, [BX][SI]+0AH

Operations:

 $000A_H \leftarrow 0A_H$ (Sign extended)

$$EA = (BX) + (SI) + 000A_H$$

 $BA = (DS) \times 16_{10}$
 $MA = BA + EA$

In Based Index Addressing, the effective address

is computed from the sum of a base register (BX or BP), an index register (SI or DI) and a

$$(DX) \leftarrow (MA)$$
 or,

$$(DL) \leftarrow (MA)$$

 $(DH) \leftarrow (MA + 1)$

Microprocessors and Assembly

Addressing Modes

- **Register Addressing**
- **Immediate Addressing**
- **Direct Addressing**
- **Register Indirect Addressing**
- **Based Addressing**
- **Indexed Addressing**
- **Based Index Addressing**
 - **String Addressing**
- Direct I/O port Addressing
- .O. Indirect I/O port Addressing
- 1. Relative Addressing
- 2. Implied Addressing

Note: Effective address of the Extra segment register

Employed in string operations to operate on string

The effective address (EA) of source data is stored in SI register and the EA of destination is stored in DI register.

Segment register for calculating base address of source data is DS and that of the destination data is ES

Example: MOVS BYTE

Operations:

Calculation of source memory location:

EA = (SI) $BA = (DS) \times 16_{10}$ MA = BA + EA

Calculation of destination memory location:

$$EA_E = (DI)$$
 $BA_E = (ES) \times 16_{10}$ $MA_E = BA_E + EA_E$

 $(MAE) \leftarrow (MA)$

If DF = 1, then (SI) \leftarrow (SI) - 1 and (DI) = (DI) - 1 MIDF = 0, then $(SI) \leftarrow (SI) + 1$ and (DI) = (DI) + 1

These addressing modes are used to access data

In direct port addressing mode, an 8-bit port

from standard I/O mapped devices or ports.

address is directly specified in the instruction.

Addressing Modes

Example: IN AL, [09H]

Operations: $PORT_{addr} = 09_{H}$ $(AL) \leftarrow (PORT)$


- **Register Addressing**
- **Immediate Addressing**
- **Direct Addressing**
- **Register Indirect Addressing**
- **Based Addressing**
- **Indexed Addressing**
- **Based Index Addressing**
- **String Addressing**
- Direct I/O port Addressing
- 0. Indirect I/O port Addressing
- 1. Relative Addressing
- 2. Implied Addressing



Microprocessors and Assembly

Content of port with address 09_H is moved to AL register

Addressing Modes Register Addressing Immediate Addressing Direct Addressing In this addressing mode, the effective address of a program instruction is specified relative to **Register Indirect Addressing** Instruction Pointer (IP) by an 8-bit signed displacement. **Based Addressing** Example: JZ 0AH **Indexed Addressing Operations: Based Index Addressing** $000A_H \leftarrow 0A_H$ (sign extend) **String Addressing** If ZF = 1, then Direct I/O port Addressing $EA = (IP) + 000A_H$.O. Indirect I/O port Addressing $BA = (CS) \times 16_{10}$ MA = BA + EA2. Implied Addressing If ZF = 1, then the program control jumps to new address calculated above. If ZF = 0, then next instruction of the program is executed. 37 Microprocessors and Assembly



Next Lecture

• Assembly programming

Microprocessors and Assembly