Lecture 7: STM32 GPIO Programming and ARM CMSIS

Seyed-Hosein Attarzadeh-Niaki

Some slides due to ARM and Mazidi

Microprocessors and Assembly

1

Review

- Software development flow
- C For Embedded Systems
 - Data types
 - Bitwise operations
- Application Binary Interface (ABI)
 - Memory requirements
 - Calling procedures

Microprocessors and Assembly

Outline

- STM32F401 General Purpose IO
 - Port Circuitry
 - Registers
- Cortex Microcontroller System Interface Standard (CMSIS)
 - Components
- GPIO programming using CMSIS
 - Accessing Hardware Registers in C
 - Clocking and Muxing
- Circuit Interfacing
 - Inputs
 - Outputs

Microprocessors and Assembly


3

STM32F401 GENERAL PURPOSE IO

Microprocessors and Assembly

STM32F40x LQFP64 pinout

- Port A (PA) through Port E (PE)
- Not all port bits are available
- Quantity depends on package pin count




Microprocessors and Assembly

.

What Can We Expect From A GPIO?

- · Configure it
 - Set its mode (digital/analog, input/output, etc.)
 - Set its speed
 - Set its electrical operating mode (output driver)
- Read/write data from/to it
- Set/reset its bits individually
- Set alternate functions in case of limited package pins


•



Microprocessors and Assembly

GPIO Port Bit Circuitry in MCU

- Configuration
 - Direction
 - MUX
 - Modes
 - Speed
- Data
 - Output (different ways to access it)
 - Input
 - Analogue
- Locking



Microprocessors and Assembly

7

GPIO Registers

- Each general-purpose I/O port has
 - four 32-bit configuration registers
 - GPIOx MODER (input, output, AF, analog)
 - GPIOx OTYPER (output type: push-pull or open drain)
 - GPIOx OSPEEDR (speed)
 - GPIOx_PUPDR (pull-up/pull-down)
 - two 32-bit data registers (GPIOx IDR and GPIOx ODR)
 - a 32-bit set/reset register (GPIOx BSRR)
 - a 32-bit locking register (GPIOx LCKR)
 - two 32-bit alternate function selection register (GPIOx_AFRH and GPIOx AFRL)

One set of control registers

	(10 in total) per port	ŀ
•	Each bit in a control	ŀ
	register corresponds to	
	a port bit	
_	All	Ì

•	All registers have to be
	accessed as 32-bit word

Address (Offset)	Name	Description	Type							
0x00	GPIOx_MODER	GPIOx Port Mode(Direction) Register	R/W							
0x04	GPIOx_OTYPER	Output Type Register	R/W							
0x08	GPIOx_OSPEEDR	Output Speed Register	R/W							
0x0C	GPIOx_PUDR	Pull-Up / Down Register	R/W							
0x10	GPIOx_IDR	Port Input Data Register	R/W							
0x14	GPIOx_ODR	Port Output Data Register	R/W							
0x18	GPIOx_BSRR	Bit Set / Reset Register	R/W							
Where x=A, B, C, for ports										

Microprocessors and Assembly

GPIO Configuration Registers

- Each bit can be configured differently
- Reset clears port bit direction to 0
- Output modes: push-pull or open drain + pull-up/down
- Output data from output data register (GPIOx_ODR) or peripheral (alternate function output)
- Input states: floating, pullup/down, analog
- Input data to input data register (GPIOx_IDR) or peripheral (alternate function input)

MODER(i) [1:0]	OTYPER(I)		EEDR(i) B:A]		IPDR(i) [1:0]	I/O co	nfiguration		
	0			0	0	GP output	PP		
	0	1		0	1	GP output	PP + PU		
	0	1		1	0	GP output	PP + PD		
01	0	SPEE	D	1	1	Reserved			
01	1	[B:A]		0	0	GP output	OD		
	1	1		0	1	GP output	OD + PU		
	0 SPEE 1 1 [B:A] 1 1 1 0 0 0 0 SI SI	1		1	0	GP output	OD + PD		
	1	1		1	1 Reserved (GP output C	output OD)			
	0			0	0	AF	PP		
	0	1		0	- 1	AF	PP + PU		
	0	1		- 1	0	AF	PP + PD		
10	0	SP	EED	- 1	- 1	Reserved	Reserved		
10	1	[E	3:A]	0	0	AF	OD		
	1	1		0	1	AF	OD + PU		
	1	1		1	0	AF	OD + PD		
	1	1		- 1	1	Reserved			
	x	X	X	0	0	Input	Floating		
00	x	x	х	0	1	Input	PU		
00	х	X	x	- 1	0	Input	PD		
	х	X	х	- 1	1	Reserved (inp	ut floating)		
	х	X	х	0	0	Input/output	Analog		
11	х	X	x	0	1				
11	х	x	х	1	0	Reserved			
	х	x	х	- 1	1	1			


 GP = general-purpose, PP = push-pull, PU = pull-up, PD = pull-down, OD = open-drain, AF = alt function.

Microprocessors and Assembly

9

10

The Data and Direction Registers: A Simplified View of an I/O pin



• GPIOx ODR Output Data Register (x=A, B,C, ..)


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	14 ODR14	13 ODR13		11 ODR11	10 ODR10		8 ODR8	7 ODR7	6 ODR6	5 ODR5	4 ODR4	3 ODR3	2 ODR2	1 ODR1	0 ODR0

 GPIOx_MODER (GPIO Mode) for Direction Register (x=A, B, C, ...)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODER	R15[1:0]	MODER	R14[1:0]	MODER	R13[1:0]	MODER	R12[1:0]	MODE	R11[1:0]	MODER	R10[1:0]	MODE	R9[1:0]	MODE	R8[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODE	R7[1:0]	MODE	R6[1:0]	MODE	R5[1:0]	MODE	R4[1:0]	MODE	R3[1:0]	MODE	R2[1:0]	MODE	R1[1:0]	MODE	R0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Microprocessors

The Data and Direction Registers: A Simplified View of an I/O pin



• GPIOx_BSRR (GPIO Bit Set Reset) Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w


GPIOx_IDR (Input Data) Register


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IDR15	IDR14	IDR13	IDR12	IDR11	IDR10	IDR9	IDR8	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0


Microprocessors

11

User LED Switch External switches Microcontroller (a) Using Pail-to Presistor Microprocessors Microprocessors Microprocessors







Microprocessors and Assembly

AFRH[31:0]

STM32F401RE Alternative Functions (AFO-AF15) Pin Selection AF12 AF13 AF14 AF15 AF00 TIM3/ TIM4/ TIM5 SYS_AF TIM1/TIM2 OTG1_F TIM5_CH1 EVENT OUT USART2_ RTS EVENT OUT USART2_ TX TIM2_CH3 пм5_снз TIM9_CH1 TIM2 CH4 TIM5 CH4 TIM9 CH2 EVEN1 SPI1_NSS PA6 TIM1_BKIN IM3_CH PA7 TIM1 CH1N TIM3 CH2 PA8 MCO_1 TIM1_CH1 12C3_SC USART1_ CK OTG_FS_ SOF EVEN1 OUT USART1_ OTG_FS_ VBUS EVENT OUT USART1_ RX OTG_FS_ TIM1_CH3 OTG_FS PA 11 TIM1 CH4 JSART1 RTS SARTE RX OTG_FS_ DP JTMS_ SWDIC EVENT OUT PA13 PA14 TIM2_CH1/ TIM2_ETR EVENT SPI1_NSS Microprocessors 16

CORTEX MICROCONTROLLER SYSTEM INTERFACE STANDARD (CMSIS)


Microprocessors and Assembly


17

Enhanced software reusability • easier to reuse software code in different Cortex-M projects Enhanced software compatibility • by having a consistent software infrastructure Easy to learn • easy access to processor core features from the C language Toolchain independent • can be used with various compilation tools Openness • the source code for CMSIS core files can be downloaded from its public github repository

CMSI	S Components
CMSIS-Core (M)	Standard API for the Cortex-M processor core and peripherals
CMSIS-Core (A)	API and basic run-time system for the Cortex-A5/A7/A9 processor core and peripherals
CMSIS-Driver	Generic peripheral driver interfaces for middleware
CMSIS-DSP	DSP library with fixed and floating point support
CMSIS-RTOS	Common API for real-time operating systems along with a reference implementation based on RTX
CMSIS-SVD	Peripheral description of a device for debugger/core header files
CMSIS-DAP	Firmware for a debug unit
CMSIS-NN	Collection of efficient neural network kernels
	Microprocessors and Assembly

Areas of Standardization in CMSIS-Core Definitions for the processor's peripherals • NVIC registers, SysTick timer, MPU, SCB, etc. Access functions to access processor's features • Interrupt control and special register access Functions for accessing special instructions easily • Special instructions that cannot be generated from standard C (e.g., WFI) Function names for system exception handlers • Easier software development for multiple Cortex-M products Functions for system initialization • "SystemInit()": configuration of clock circuitry and power management registers Software variables for clock speed information "SystemCoreClock" A common platform for device-driver libraries Microprocessors and Assembly 20





Using CMSIS

GPIO PROGRAMMING

Microprocessors and Assembly

23

CMSIS - Accessing Hardware Registers in C

 Header file stm32f4xx.h defines C data structure types to represent hardware registers in MCU with CMSIS-Core hardware abstraction layer

**

* @brief General Purpose I/O


*/

0x00	GPIOx_MODER	GPIOx Port Mode(Direction) Register	R/W
0x04	GPIOx_OTYPER	Output Type Register	R/W
0x08	GPIOx_OSPEEDR	Output Speed Register	R/W
0x0C	GPIOx_PUDR	Pull-Up / Down Register	R/W
0x10	GPIOx_IDR	Port Input Data Register	R/W
0x14	GPIOx_ODR	Port Output Data Register	R/W
0x18	GPIOx_BSRR	Bit Set / Reset Register	R/W
	Where x=	A, B, C, for ports	

Microprocessors and Assembly



 Header file stm32f4xx.h defines pointers to GPIO. Type registers



Clocking Logic

- Need to enable clock to GPIO module
- By default, GPIO modules are disabled to save power
- Writing to an unclocked module triggers a hardware fault!
- Control register RCC_AHB1ENR gates clocks to GPIO ports
- Enable clock to Port D

```
RCC->AHB1ENR \mid= (1UL << 3);
```

Header file stm32f4xx.h has definitions

RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;

Microprocessors and Assembly

Initializing GPIO

- Enable clock for Port
- 2. Set the mode
- 3. Set the output type
- 4. Set the speed
- 5. Set the pull-up or pull down
- 6. Set the AF
- Not all of these are necessary, default setting is OK (usually all bits cleared after reset)
- Need to access the entire 32 registers

 Simple example for initializing an LED connected to Port D pin 12

```
void LED_Init (void) {
   RCC->AHB1ENR |= (1UL << 3);
   GPIOD->MODER |= (1UL << 2*12);
   GPIOD->OTYPER |= (0UL << 12);
   GPIOD->OSPEEDR |= (2UL << 2*12);
   GPIOD->PUPDR |= (1UL << 2*12);</pre>
```

Microprocessors and Assembly

27

CMSIS C Support

Header file stm32f4xx.h also has bits definition for GPIO register

```
#define GPIO MODER MODER0
                                   ((uint32 t)0x00000003)
#define GPIO MODER MODER0 0
                                   ((uint32 t)0x00000001)
#define GPIO MODER MODER0 1
                                   ((uint32_t)0x00000002)
#define GPIO OTYPER OT 0
                                   ((uint32 t) 0x00000001)
#define GPIO OSPEEDER OSPEEDRO
                                   ((uint32 t) 0x00000003)
#define GPIO OSPEEDER OSPEEDRO 0
                                   ((uint32 t)0x0000001)
#define GPIO_OSPEEDER OSPEEDR0 1
                                  ((uint32_t)0x00000002)
#define GPIO PUPDR PUPDR0
                                  ((uint32 t) 0x00000003)
#define GPIO_PUPDR_PUPDR0_0
                                   ((uint32_t)0x0000001)
#define GPIO PUPDR PUPDR0 1
                                   ((uint32 t) 0x00000002)
```

Microprocessors and Assembly

Writing/Reading Output/Input Port Data

- Direct: write value GPIOx_ODR
- Clear (to 0): Write 1 to BSRRL
- Set (to 1): write 1 to BSRRH
 - GPIOD->ODR|=(1<<12);
 - Equivalent to: GPIOD->BSRRL= (1<<12);
 - Or with CMSIS: GPIOD->ODR|=GPIO ODR ODR 12
 - GPIOD->ODR&=~(1<<12);</pre>
 - Equivalent to: GPIOD->BSRRH=(1<<12);</p>
 - Or with CMSIS: GPIOD->ODR&=~GPIO ODR ODR 12
- Read from IDR
 - data=GPIOD->IDR&(1<<12)
 - Or with CMSIS: data=GPIOD->IDR&GPIO IDR IDR 12

Microprocessors and Assembly

29

Coding Style and Bit Access

- Easy to make mistakes dealing with literal binary and hexadecimal values

Make the literal value from shifted bit positions

```
n = (1UL << 19) | (1UL << 13);
```

Define names for bit positions

```
#define POS_0 (13)
#define POS_1 (19)
n = (1UL << POS 0) | (1UL << POS 1);</pre>
```

Create macro to do shifting to create mask

```
#define MASK(x) (1UL << (x))
n = MASK(POS_0) | MASK(POS_1);</pre>
```

Microprocessors and Assembly

Using Masks

Overwrite existing value in n with mask

```
n = MASK(foo);
```

- Set in n all the bits which are one in mask, leaving others unchanged
 n |= MASK(foo);
- Complement the bit value of the mask
 MASK (foo);
- Clear in n all the bits which are zero in mask, leaving others unchanged
 n &= MASK(foo);

Microprocessors and Assembly

31

Using Masks with CMSIS

```
BIT = MASK(foo);
```

- #define SET BIT(REG, BIT) ((REG) |= (BIT))
- #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT))
- #define READ BIT(REG, BIT) ((REG) & (BIT))
- #define CLEAR REG(REG) ((REG) = (0x0))
- #define WRITE_REG(REG, VAL) ((REG) = (VAL))
- #define READ_REG(REG) ((REG))

Microprocessors and Assembly

C Code

```
#define LED1 POS (13)
#define LED2 POS (14)
#define SW1 POS (0)
#define MASK(x) (1UL \ll (x))
RCC->AHB1ENR|=RCC AHB1ENR GPIODEN;
/* Initialization of GPIO */
GPIOD->ODR = MASK(LED1 POS); // turn on LED1, turn off LED2
while (1) {
 if (GPIOD->IDR & MASK(SW1 POS)) {
   // switch is pressed, then light LED 2
   GPIOD->BSRRL = MASK(LED2 POS);
   GPIOD->BSRRH = MASK(LED1 POS);
    // switch is not pressed, so light LED 1
   GPIOD->BSRRL = MASK (LED1 POS);
   GPIOD->BSRRH = MASK (LED2 POS);
}
```

Microprocessors and Assembly

3

Atomic Access

- Unlike some of other MCU, the AHB1 on STM32F4 provides atomic access to one or more bits.
- Which means do not have to disable the interrupt when programming the GPIOx_ODR at bit level.

Microprocessors and Assembly

Inputs and Outputs, Ones and Zeros, Voltages and Currents


INTERFACING

Microprocessors and Assembly

35

Inputs: What's a One? A Zero?


- Input signal's value is determined by voltage
- Input threshold voltages depend on supply voltage VDD
- Exceeding VDD or GND may damage chip



Microprocessors and Assembly

Outputs: What's a One? A Zero?

- Nominal output voltages
 - 1: V_{DD} -0.5 V to V_{DD}
 - 0:0 to 0.5 V
- Note: Output voltage depends on current drawn by load on pin
 - Need to consider source-todrain resistance in the transistor
 - Above values only specified whencurrent < 5 mA (18 mA for high-drive pads) and V_{DD}
 > 2.7 V




Microprocessors and Assembly

37

Driving External LEDs

- Need to limit current to a value which is safe for both LED and MCU port driver
- · Use current-limiting resistor
 - $R = (V_{DD} V_{LED})/I_{LED}$
- Set I_{LED} = 4 mA
- V_{LED} depends on type of LED (mainly color)
 - Red: ~1.8V
 - Blue: ~2.7 V
- Solve for R given VDD = ~3.0 V
 - Red: 300 Ω
 - Blue: 75 Ω





Microprocessors and Assembly

Output Example: Driving a Speaker

- Create a square wave with a GPIO output
- Use capacitor to block DC value
- Use resistor to reduce volume if needed

```
void Speaker_Beep(uint32_t
frequency) {
    Init_Speaker();
    while(1) {
        GPIOD->BSRRL=(MASK(2));
        Delay(frequency);
        GPIOD->BSRRH=(MASK(2));
        Delay(frequency);
}
```





Microprocessors and Assembly