Lecture 10: STM32 Timer/Counters Basics

Seyed-Hosein Attarzadeh-Niaki

Based on slides by ARM, Mazidi

Microprocessors and Assembly

1

Review

- Using GPIO as External Interrupts
- Interrupt Service Routine
- Timing Analysis
- Program Design with Interrupts

Microprocessors and Assembly

Outline

- STM32 timer peripherals
- Timer registers
- · Clock source and prescaling
- Upcounting mode and periodic interrupt generation
- Cortex-M4 SysTick timer


Microprocessors and Assembly


3


Time in Embedded Real-time Systems


- Time is an inherent part of real-time systems
- Problem: Instruction-sets do not expose the precise timing of the underlying hardware to the programmer
- Solutions?
- 1. Number of executed instructions × cycle time
 - Problems: imprecise timing (especially with modern hardware), inflexible software
- 2. A dedicated hardware for timing


Microprocessors and Assembly















General Purpose Timer Control Registers


Highly Configurable

```
typedef struct
  IO uint32 t CR1:
                             /*!< TIM control register 1,
 __IO uint32_t CR2;
                            /*!< TIM control register 2,
                                                                       Address offset: 0x04 */
                            /*!< TIM slave mode control register,
  IO uint32 t SMCR:
                                                                       Address offset: 0x08 */
                                                                                                              TIMx_CR1 (Control 1)
  __IO uint32_t DIER;
                            /*!< TIM DMA/interrupt enable register,
                                                                     Address offset: 0x0C */
                                                                                                              TIMx CR2 (Control 2)
 __IO uint32_t SR;
                            /*!< TIM status register,
                                                                       Address offset: 0x10 */
                                                                                                               TIMx_SR (Status)
  __IO uint32_t EGR;
                             /*!< TIM event generation register,
                                                                       Address offset: 0x14 */
                                                                                                                  TIMx_CCMR1
 __IO uint32_t CCMR1;
                             /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
                                                                                                                 TIMx_CCMR2
  __IO uint32_t CCMR2;
                             /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
                                                                                                                  TIMx_CCER
 __IO uint32_t CCER;
                             /*!< TIM capture/compare enable register, Address offset: 0x20 */
                                                                                                               TIMx_CNT (Count)
  _IO uint32_t CNT;
                            /*!< TIM counter register,
                                                                       Address offset: 0x24 */
                                                                                                              TIMx_PSC( Presacler)
  IO uint32 t PSC:
                            /*!< TIM prescaler.
                                                                       Address offset: 0x28 */
  __IO uint32_t ARR;
                            /*!< TIM auto-reload register,
                                                                       Address offset: 0x2C */
                                                                                                             TIM_ARR (Auto Reload)
  __IO uint32_t RCR:
                             /*\,!<\,{\sf TIM} repetition counter register,
                                                                       Address offset: 0x30 */
                                                                                                                  TIMx CCR1
 __IO uint32_t CCR1;
                             /*!< TIM capture/compare register 1,
                                                                       Address offset: 0x34 */
                                                                                                                  TIMx_CCR2
                             /*!< TIM capture/compare register 2,
  __IO uint32_t CCR2;
  __IO uint32_t CCR3;
                             /*!< TIM capture/compare register 3,</pre>
                                                                       Address offset: 0x3C */
                                                                                                                  TIMx_CCR3
  _IO uint32_t CCR4;
                             /*!< TIM capture/compare register 4,
                                                                       Address offset: 0x40 */
                                                                                                                  TIMx_CCR4
                             /*!< TIM break and dead-time register,
  IO uint32 t BDTR;
                                                                       Address offset: 0x44 */
                                                                                                                  TIMx_CCER
  __IO uint32_t DCR;
                             /*!< TIM DMA control register,
                                                                       Address offset: 0x48 */
  __IO uint32_t DMAR;
                             /*!< TIM DMA address for full transfer,
                                                                       Address offset: 0x4C */
  _IO uint32_t OR;
                             /*! < TIM option register,
                                                                       Address offset: 0x50 */
} TIM_TypeDef;
                                                Microprocessors and Assembly
```



STM32F4 Clock Tree


- Possible to prescale
- Can output clock
- Various configurable System Clock (SYSCLK) sources
 - HSE (High Speed 4MHz to 26MHz External oscillator or crystal)
 - HSI (High Speed 16MHz Internal RC)
 - PLL
- Additional clock sources:
 - LSI (Low Speed 32KHz Internal RC)
 - LSE (Low Speed 32.768kHz External oscillator) Microprocessors and Assembly



PERIODIC INTERRUPT

Microprocessors and Assembly

Timer as A periodic Interrupt Source




- STM32F4 families enjoy sophisticated and powerful timer
- One of the basic function of the timer is to cause independent and periodic interrupts
- Best for regularly repeating some certain small tasks

Microprocessors and Assembly

15

General Purpose Timer Clock Selection

- There are 4 possible sources of clock
 - Internal clock (CK_INT)
 - External clock mode1: external input pin (Tlx)
 - External clock mode2: external trigger input (ETR) (some timers only)
 - Internal trigger inputs (ITRx)
- Access TIMx_SMCR (Bit 2:0 SMS) slave mode control register to select the clock source and mode
- For example, for the periodic interrupt, with SMS being 000, the counter will be clocked by the internal clock (APB1)
- If the prescaler for APB1 is 4 (defined by the system_stm32f4xx.c) and SYSCLK is 168Mhz, then CK_INT is 42Mhz



Microprocessors and Assembly

Slave Mode Control Register (TIMx_SMCR)



Bits 2:0 SMS: Slave mode selection

When external signals are selected, the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input control register and Control register descriptions.

000: Slave mode disabled - if CEN = 1 then the prescaler is clocked directly by the internal clock

001: Reserved

010: Reserved

011: Reserved

100: Reset mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers

101: Gated mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Counter starts and stops are both controlled

110: Trigger mode - The counter starts on a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled

111: External clock mode 1 - Rising edges of the selected trigger (TRGI) clock the counter


Microprocessors and Assembly

17

Specify PSC and ARR Reload Value + TIMx_ARR Courtent Count

- TIMx_PSC prescale register stores the value which will be used to divide the clock input.
- In count up mode, overflow will occur if TIMx_CNT counter value reach the TIMx_ARR auto-reload value and then the TIMx_CNT will be updated with 0.
- Both TIMx_ARR and TIMx_PSC are 16-bit register!
- The total periodic time can be calculated as
 - Tout= $((ARR+1)\times(PSC+1))\div F_{clk}$
- When F_{clk} is 42MHz, setting ARR to 5999 and PSC to 13999 makes one second periodic time.

Microprocessors and Assembly



- Accessing the ARR only write or read from a preload register of ARR, there is another shadow register which is the register that actually performs the reloading.
- The content of the preload register will be transfer to the shadow register permanently if the APRE bit in TIMx_CR1 is clear or at each UEV if APRE bit is set.
- PSC, on the other hand, is *always buffered*. Which means though it can be changed on the fly, the new ratio will only be taken into account at the next UEV.


Microprocessors and Assembly


19

APRE Bit in Upcounting Mode

APRE=0

APRE=1





Microprocessors and Assembly

Initialize the TIM2 with CMSIS

- Enable clock to Timer2 RCC->APB1ENR|=RCC APB1ENR TIM2EN;
- Set the auto-reload TIM2->ARR=arr;
- Set the prescaler TIM2->PSC=psc;
- Enable the update interrupt TIM2->DIER|=TIM DIER UIE;
- Enable counting TIM2->CR1|=TIM_CR1_CEN;


Microprocessors and Assembly

0

гw

TIMx Control 1 and Status Registers

TIMx control register 1 (TIMx CR1)



TIMx status register (TIMx_SR)



UIF Update interrupt Flag This bit is set by hardware on an update event. It is cleared by software. No update occurred, 0: Update interrupt pending. 1:

Example

- Toggle LED using TIM2
 - Configure TIM2 with prescaler dividing by 1600
 - Counter wraps around at 10000
 - The 16 MHz system clock is divided by 1600 then divided by 10000 and becomes 1Hz
 - Every time the counter wraps around, it sets UIF flag (bit 0 of TIM2_SR register)
 - The program waits for the UIF to set then toggles the LED (PA5).

Microprocessors and Assembly

23

```
#include "stm32f4xx.h"
int main(void) {
  // configure PA5 as output to drive the LED
  RCC->AHB1ENR |= 1; /* enable GPIOA clock */
  // configure TIM2 to wrap around at 1 Hz
  TIM2->CR1
                          /* enable TIM2 */
            = 1;
  while (1) {
      while(!(TIM2->SR & 1)) {} /* wait until UIF set */
                          /* clear UIF */
     TIM2->SR \&= \sim1;
     GPIOA->ODR ^= 0x00000020; /* toggle LED */
  }
}
                  Microprocessors and Assembly
                                                 24
```

Interrupt Handler

 Enable the interrupts enable irq();

- CMSIS ISR name: TIM2_IRQHandler
 NVIC EnableIRQ(TIM2 IRQn);
- ISR activities
 - Clear pending IRQ
 NVIC_ClearPendingIRQ(TIM2_IRQn);
 - Do the ISR's work
 - Clear pending flag for timer TIM2->SR&=~TIM SR UIF;

Microprocessors and Assembly

25

Example

- LED blinking each sec with Timer TIM2 interrupt
- The system clock is running at 16 MHz.
 - The prescaler is set to divide by 16,000 that gives a 1kHz clock to the counter
 - The counter auto-reload is set to 999
 - When the counter counts to 999, it updates the counter to zero and sets the update interrupt flag (UIF)
 - The UIE bit of TIM2->DIER is set so that the UIF triggers a timer interrupt
 - The interrupt frequency is 1Hz
 - In the timer interrupt handler, the green LED (PA5) is toggled and the UIF is cleared

Microprocessors and Assembly

```
#include "stm32f4xx.h"
int main(void) {
                                         /* global disable IRQs */
      disable irq();
    RCC->AHB1ENR |= 1;
                                          /* enable GPIOA clock */
    GPIOA->MODER &= \sim 0 \times 000000 C00;
    GPIOA->MODER \mid = 0 \times 00000400;
    /* setup TIM2 */
    /* enable TIM2 clock */
TIM2->PSC = 16000 - 1;  /* divided by 16000 */
TIM2->ARR = 1000 - 1;  /* divided by 1000 */
TIM2->CR1 = 1;  /* enable count
    TIM2->DIER |= 1;
                                          /* enable UIE */
    NVIC EnableIRQ(TIM2 IRQn);
                                          /* enable interrupt in NVIC */
     __enable_irq();
                                          /* global enable IRQs */
    while(1) {
}
void TIM2_IRQHandler(void) {
    TIM2->SR = 0;
                                         /* clear UIF */
    GPIOA->ODR ^= 0x20;
                                         /* toggle LED */
                                  Microprocessors and Assembly
```

SysTick as Periodic Interrupt Source

- Alternatively, we can use the SysTick provided by Cortex-M4 core to generate exactly the same periodic interrupt.
- The configuration of Systick is however much simpler.
- Four registers:

- Since this is part of the core, it is fully supported by CMSIS
 - SysTick_Config(uint32_t ticks) Initialize the Systick
 - SysTick Config(SystemCoreClock / 1000) makes 1ms
 - 168M/1000*(1/f) = 1 ms

Microprocessors and Assembly

Example

- Toggle LED (LD2) using SysTick
- Uses SysTick to generate multiples of millisecond delay
- System clock is running at 16 MHz.
 - SysTick is configured to count down from 16000 to zero to give a 1 ms delay.
 - A for loop counts how many millisecond the delay should be.
 - When 1000 is used for loop count, the delay is 1000ms or 1 second.

Microprocessors and Assembly

```
#include "stm32f4xx.h"
void delayMs(int n);
int main(void) {
   while (1) {
       delayMs(1000);
                                   /* delay 1000 ms */
       GPIOA->ODR ^= 0x00000020; /* toggle LED */
void delayMs(int n) {
   /* Configure SysTick */
   {\tt SysTick->LOAD = 16000; \ /* reload with number of clocks per millisecond */}
   SysTick->VAL = 0; /* clear current value register */
SysTick->CTRL = 0x5; /* Enable the timer */
   for(i = 0; i < n; i++) {
       while((SysTick->CTRL & 0 \times 10000) == 0) /* wait until the COUNTFLAG is set */
           { }
   SysTick->CTRL = 0;
                          /* Stop the timer (Enable = 0) */
                                Microprocessors and Assembly
                                                                              30
```