# Lecture 15: STM32 Serial Communication II

Seyed-Hosein Attarzadeh-Niaki

Microprocessors and Assembly

1

### Review

- Serial communication concepts
  - Synchronous and asynchronous serial buses
- STM32F401 universal synchronous asynchronous receiver transmitter (USART)
  - Baud-rate generation
  - Registers
  - Programming with polling and interrupt
- Basic UART problems and solutions

Microprocessors and Assembly

# Outline


- Serial peripheral interface (SPI)
  - SPI bus protocol
  - SPI in STM32
  - SPI examples

Microprocessors and Assembly

3

# SERIAL PERIPHERAL INTERFACE (SPI)


Microprocessors and Assembly



#### The SPI Bus Protocol SPI (serial peripheral interface) 4-wire interface Originally by Motorola (later Freescale, now NXP) Used for short distance communication, primarily in embedded systems. Two pins used for data transfer SDI (Din) and SDO (Dout) **SCLK** (shift clock) pin synchronizes data transfer between two chips. CE (chip enable) initiates and terminates the data transfer SDI, SDO, SCLK, CE A.K.A. MOSI, MISO, SCK, SS SPI interface of STM32F4 also supports I2S (Inter-IC Sound) audio protocol. Microprocessors and Assembly 6

### The SPI Bus Protocol


- The master clock generator provides clock to the shift registers in both the master and slave
- The clock input of the shift registers can be falling- or rising-edge triggered
- · Shift registers are 8 bits long
- Master send: master places the byte in shift register and generates 8 clock pulses
- Master receive: slave places the byte in its shift register and after 8 clock pulses the data will be received by the master shift register
- SPI is full duplex



SPI In Action! Shift Register Shift Register MOSI A5 A4 A3 A2 A1 A0 B7 B6 B5 В4 B3 B2 B1 B0 Data In Data Out Data In Data Out Clock SCK Master Slave MISO  $A_7 | A_6 | A_5 | A_4 | A_3 | A_2 | A_1 | A_0$  $B_7 B_6 B_5 B_4 B_3 B_2 B_1 B_0$ Slave Select Clock MISO MOSI https://www.allaboutcircuits.com Microprocessors and Assembly

#### **SPI Block Diagram and Features**

- Full-duplex synchronous transfers on three lines
- Simplex synchronous transfers on two lines with or without a bidirectional data line
- 8- or 16-bit transfer frame format selection
- Master or slave operation
- Multimaster mode capability
- 8 master mode baud rate prescalers (f<sub>PCLK</sub>/2 max.)
- Slave mode frequency (f<sub>PCLK</sub>/2 max)
- Programmable clock polarity and phase
- Programmable data order with MSB-first or LSB-first shifting
- Dedicated transmission and reception flags with interrupt capability
- SPI bus busy status flag
- Hardware CRC feature for reliable communication:
  - CRC value can be transmitted as last byte in Tx mode Automatic CRC error checking for last received byte
- Master mode fault, overrun and CRC error flags with interrupt capability
- 1-byte transmission and reception buffer with DMA capability: Tx and Rx requests
- Supports I2S



Microprocessors and Assembly

# Using the SPI

#### Slave mode

- Decide data frame format (DFF)
- Select the relationship (CPOL/CPHA)
- MSB or LSB first? (LSBFIRST in CR1)
- Using DMA? (DMAT in CR3)
- Handle the NSS or SSM and SSI bit depending on the mode
- TI mode protocol? (FRF in CR2)
- Clear the MSTR and set SPE in CR1
- MOSI is input and MISO is output
- Transmit
  - Parallel-load data byte into Tx buffer during a write cycle
  - Transfer data from buffer to shift register

#### Receive

Transfer data from shift register to Rx buffer and set the RXNE flag

#### Master mode

- Baud rate (BR in CR1)
- Select the relationship (CPOL/CPHA)
- Decide data frame format (DFF)
- MSB or LSB first? (LSBFIRST in CR1)
- Handle the NSS or SSM and SSI bit depending on the mode
- TI mode protocol? (FRF in CR2)
- Set MSTR and SPE in CR1
- MOSI is output and MISO is input
- Transmit
  - Write a byte into Tx buffer
  - Transfer data from buffer to shift register

#### Receive

Transfer data from shift register to RX buffer and set the RXNE flag

Microprocessors and Assembly

## SPI Control Register 1 (SPI\_CR1)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BIDI MODE	BIDI OE	CRC EN	CRC NEXT	DFF	RX ONLY	SSM	SSI	LSB FIRST	SPE		BR [2:0]		MSTR	CPOL	СРНА
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

- DFF: data frame format
  - 0: 8-bit; 1: 16-bit
- LSBFIRST: frame format
  - 0:MSB first; 1:LSB first
- · SPI: SPI enable

- BR[2:0]:Baud rate control
  - 000: f<sub>PCLK</sub>/2; 100: f<sub>PCLK</sub>/32
  - 001:  $f_{PCLK}/4$ ; 101:  $f_{PCLK}/64$
  - 010:  $f_{PCLK}/8$ ; 110:  $f_{PCLK}/128$
  - 011: f<sub>PCLK</sub>/16; 111: f<sub>PCLK</sub>/256
- · MSTR: Master selection
  - 0: Slave; 1:Master

Microprocessors and Assembly

1

## SPI Control Register 2 (SPI\_CR2)



- TXEIE: Tx buffer empty interrupt enable
- RXNEIE: Rx buffer not empty interrupt enable
- ERRIE: Error interrupt enable
- FRF: Frame format
  - 0: SPI Motorola mode
  - 1: SPI TI mode
- SSOE: SS output enable
- TXDMAEN: Tx buffer DMA enable
- RXDMAEN: Rx buffer DMA enable

Microprocessors and Assembly

### Clock Polarity and Phase in SPI Device

- The master and slave(s) must agree on the CPOL (clock polarity) and CPHA (clock phase) with respect to the data.
- CPOL = 0: the base value of the clock is zero CPOL = 1: the base value of the clock is one
- CPHA = 0: change on the trailing  $(2^{nd})$  clock edge sample on the leading  $(1^{st})$  clock edge
  - CPHA = 1: change on the leading (1<sup>st</sup>) clock edge sample on the trailing (2<sup>nd</sup>) clock edge
- If the base value of the clock is zero, the leading (first) clock edge, is the rising edge if the base value of the clock is one, the leading (first) clock edge is falling edge.


Microprocessors and Assembly


13

## **Clock and Phase Settings**

#### CPHA = 1

#### CPHA = 0





Microprocessors and Assembly

## SPI Status Register (SPI\_SR)



• FRE: Frame format error

• BSY: Busy flag

OVR: Overrun flagMODF: Mode faultUDR: Underrun flag


• TXE: Transmit buffer empty

• RXNE: Receive buffer not empty

Microprocessors and Assembly

15


### Normal and Bidirectional Modes




Microprocessors and Assembly

# SPI Example: Secure Digital Card Access

- SD cards have two communication modes
  - Native 4-bit
  - Legacy SPI 1-bit
- SPI mode 0
  - CPHA=0
  - CPOL=0
- VDD from 2.7 to 3.6 V
- CS: Chip Select (active low)
- Source FatFS FAT File System Module:
  - http://elm
    - chan.org/docs/mmc/mmc e.html
  - http://elmchan.org/fsw/ff/00index\_e.html






Microprocessors and Assembly

1

### **SPI Commands**



- · Host sends a six-byte command packet to card
  - Index, argument, CRC
- Host reads bytes from card until card signals it is ready
  - Card returns
    - · 0xff while busy
    - 0x00 when ready without errors
    - 0x01-0x7f when error has occurred

Microprocessors and Assembly

### **SD Card Transactions**


Single Block Read




Multiple Block Read



· Single Block Write




Multipe Block Write



19

### **MAX7221**

- Contains an internal decoder that converts binary numbers to 7-seg codes
- Send a binary number to MAX7221, and the chip decodes the binary data and displays the number
- Can be controlled using SPI



Microprocessors and Assembly


#### MAX7221 Packet Format Command No operation Set value of digit 0 XI Set value of digit 1 0 X2 Set value of digit 2 0 Set value of digit 3 X4 Set value of digit 4 Set value of digit 5 0 X6 Set value of digit 6 Set value of digit 7 Set decoding mode Set intensity of light XA Set scan limit XBTurn on/ off xcDisplay test Command Byte Data Byte Don't Care Data bit of each command Command bits D15 D14 D13 D12 D11 D10 D9 D8 D6 D5 D4 D3 D2 D1 D0 CS

### MAX7221 Commands

Microprocessors and Assembly

- Set value of digit 0 digit 7 (commands X1-X8)
  - Either BCD or decoded values
- Set decoding mode (command X9)
  - Bypass the binary to 7-segment decoding Don't Care Command bits Data bit of each command
- Set Intensity of Light (command XA)
  - A value between 0-16
- Set Scan Limit (command XB)
  - Sets the number of connected 7-segments
- Turn On/Off (command XC)


Microprocessors and Assembly




		DACD. Street	22	0
A3 A2 A1 A0	Interrupt Register	DAC Register	Power Down Status	Comments
0000	No Change	No Update	No Change	No operation. power-down status unchanged
0001	Load DAC A	No Update	No Change	Load input register A with data. DAC outputs unchanged. power-down Status unchanged
0010	Load DAC B	No Update	No Change	Load input register B with data. DAC outputs unchanged. power-down status unchanged
1000	No Change	Update Outputs	Wake	Load both DAC Regs with existing contents of input Regs. Outputs update. Part wakes up
1001	Load DAC A	Update Outputs	Wake	Load input Reg A. Load DAC Regs with new contents of input Reg A and existing contents of Reg B. Outputs update.
1010	Load DAC B	Update Outputs	Wake	Load input Reg B. Load DAC Regs with existing contents of input Reg A and new contents of Reg B. Outputs update
1101	No Change	No Update	Wake	Part wakes up. Input and DAC Regs unchanged.  DAC outputs reflect existing contents of DAC Regs
1110	No Change	No Update	Sleep	Part goes to sleep. Input and DAC Regs unchanged.  DAC outputs set to high impedance state
1111	Load ADCs A, B with same 10-bit code	Update Outputs	Wake	Load both input Regs. Load both DAC Regs with new contents of input Regs. Outputs update. Part wakes up

# Example: Using SPI1 to generate a sawtooth waveform on LTC1661

- SPI1 is configured as master with software slave select.
- Clock rate is set to 1 MHz.
- Polarity/Phase are 0, 0
- PA7 MOSI
- PA5 SCK
- PA4 SS





Microprocessors and Assembly

```
void SPI1_init(void);
void DAC_write(short data);
int main(void) {
   short i;
SPI1_init();
   while(1) {
   for (i = 0; i < 1024; i++) {</pre>
                          /st write the letter through SPI1 st/
          DAC write(i);
/* PORTA 5, 7 for SPI1 MOSI and SCLK */
   GPIOA->MODER 6= 0x00000cc00; /* clear pin mode */
GPIOA->MODER | 0x00008800; /* set pin alternate mode */
GPIOA->AFR[0] = 0x50000800; /* clear alt mode */
GPIOA->AFR[0] | 0x50500000; /* set alt mode SPII */
   SPI1->CR1 = 0x31C;
SPI1->CR2 = 0;
                             /* set the Baud rate, 8-bit data frame */
   SPI1->CR1 |= 0x40;
                                 /* enable SPI1 module */
/* This function enables slave select, writes one byte to SPI1,
26
```

# **Next Lecture**

• I<sup>2</sup>C communication

Microprocessors and Assembly