Lecture 13: Direct Memory Access

Seyed-Hosein Attarzadeh-Niaki

Based on Slides by ARM

Microprocessors and Assembly

1

Review

- ADC Basics
 - Concept
 - Characteristics
- Converting between analog and digital values
- STM32F4 analog interfacing peripherals
 - Analog-to-digital converter
 - Analog watchdog
 - Digital-to-analog converter
 - DAC using PWM

Microprocessors and Assembly

Outline

- Direct Memory Access
 - Channels
 - Transfer modes
 - Registers
 - Configuration


Microprocessors and Assembly

3

Basic Concepts

- Special hardware to read data from a source and write it to a destination
- Various configurable options
 - Number of data items to copy
 - Source and destination addresses can be fixed or change (e.g. increment, non-increment)
 - Size of data item
 - When transfer starts
- Operation
 - Initialization: Configure controller
 - Transfer: Data is copied
 - Termination: Channel indicates transfer has completed
 - Post-transfer operation (assert an interrupt)


Microprocessors and Assembly





DMA Controller Features

- Two DMA controllers
- 16 streams in total (8 for each controller)
- Up to 8 channels (request) per stream
 - Each channel is responsible for specific peripheral or memory requests
- Arbiter handles the priority between DMA requests
 - 4 levels of software programmable priority
- 4 separate 32 first-in, first-out memory buffers (FIFOs) per stream

Microprocessors and Assembly







Registers

- DMA_SxCR
 - Stream x configuration register
- DMA SxPAR
 - 32-bit Stream x Peripheral address register
- DMA SxM0AR
 - 32-bit Stream x Memory address register
- Both source and destination transfers can address the entire 4 GB area, at address comprised between 0x0000 0000 and 0xFFFF FFFF

Microprocessors and Assembly

(

DMA Stream x Configuration Register DMA SxCR (x=0..7)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				(CHSEL[3:0]		MBURST [1:0] PBURS		RST[1:0] Reserv		СТ	DBM or reserved	PL[1:0]	
				rw	rw	rw	rw	rw	rw	rw	rw ed rw		rw or r	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PINCOS	PINCOS MSIZE[1:0] PSIZ		PSIZ	E[1:0]	MINC	PINC	CIRC	DIR	[1:0]	PFCTRL	TCIE	HTIE	TEIE	DMEIE	EN
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

- Configure the concerned stream
 - **CHESEL**[2:0]: Channel selection, can be written if EN is cleared.
 - PL[1:0]: Priority level, with 11 being very high and 00 being low.
 - MSIZE[1:0]: Memory data size
 PSIZE[1:0]: Peripheral data size
 DIR[1:0]: Data transfer direction
 - 00: P to M; 01: M to P; 10: M to M; 11: reserved
 - EN: Stream enable/ flag stream ready when read low

Microprocessors and Assembly

DMA Stream x Configuration Register DMA_SxCR (x=0..7)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved					CHSEL[3:0] MBURST [1:0]			PBURST[1:0]		Reserv	СТ	DBM or reserved	PL[1:0]
			rw	rw	rw	rw	rw	rw	rw ed		rw	rw or r	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PINCOS	MSIZE[1:0] PSIZE[1:0] MINC PINC CIRC DIR[1:0] PFC		PFCTRL	TCIE	HTIE	TEIE	DMEIE	EN							
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

- Configure the concerned stream
 - MSIZE[1:0]; PSIZE[1:0] data size configuration
 - 00: byte; 01:half-word; 10:word; 11:reserved
 - TCIE: transfer complete interrupt enable
 - Other configuration includes:
 - · Direct mode
 - · Error interrupt
 - · Circular mode
 - · Burst transfer
 - Increment

Microprocessors and Assembly


11


DMA stream x number of data register DMA_SxNDTR (x = 0..7)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Ī	Reserved															
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	NDT[15:0]															
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

- NDT[15:0] Number of data items to transfer
 - 0 up to 65535
 - Writable only when the stream is disabled
 - When the stream is enabled, it is read-only, indicating the remaining data items to be transmitted
 - When the value is zero, no transaction will be served

Microprocessors and Assembly





End of transfer

• It is possible to interrupt in case of the following events:

Interrupt event	Event flag	Enable control bit
Half-transfer	HTIF	HTIE
Transfer complete	TCIF	TCIE
Transfer error	TEIF	TEIE
FIFO overrun/underrun	FEIF	FEIE
Direct mode error	DMEIF	DMEIE

- If the interrupt is disabled, there are still two ways to check if the transfer has ended (in normal mode):
 - The EN bit of CR will be hardware cleared at the end of the transfer
 - The value of DMA_SxNDTR register will be 0, indicating no items to be transmitted

Microprocessors and Assembly


15

Recall: DMA vs. ISR

- To communicate between CPU and peripherals, there are different approaches
 - Polling
 - Interrupt
 - DMA
 - Channel I/O
- Interrupt improves the performance of the CPU in many ways compared to polling.
 - However, the overhead of interrupt may scale up as the number of peripherals increases.
- DMA, on the other hand, takes care of the peripheral once the configuration is made by the CPU.
 - Exempt the CPU from being interrupt too frequently.

Microprocessors and Assembly

Triggering DMA Activity Using Peripherals



- In general cases, have to configure DMA and peripherals at the same time so that DMA can be triggered by a specific peripherals.
- Many peripherals have DMA supports (e.g. ADC), but it have to be at least enabled!
- Memory to peripheral or peripheral to memory mode.

Microprocessors and Assembly

17

DMA1 Requests

Peripheral Requests	S0	S1	S2	\$3	S4	\$5	\$6	\$7
CO	SPI3_RX		SPI3_RX	SPI2_RX	SPI2_TX	SPI3_TX		SPI3_TX
C1	I2C1_RX	I2C3_RX				I2C1_RX	I2C1_TX	I2C1_TX
C2	TIM4_CH1		I2S3_EXT_R X	TIM4_CH2	I2S2_EXT_T X	I2S3_EXT_T X	TIM4_UP	TIM4_CH3
C3	I2S3_EXT_R X	TIM2_UP TIM2_CH3	I2C3_RX	I2S2_EXT_R X	I2C3_TX	TIM2_CH1	TIM2_CH2 TIM2_CH4	TIM2_UP TIM2_CH4
C4						USART2_RX	USART2_TX	
C5			TIM3_CH4 TIM3_UP		TIM3_CH1 TIM3_TRIG	TIM3_CH2		TIM3_CH3
C6	TIM5_CH3 TIM5_UP	TIM5_CH4 TIM5_TRIG	TIM5_CH1	TIM5_CH4 TIM5_TRIG	TIM5_CH2	I2C3_TX	TIM5_UP	
C7			I2C2_RX	I2C2_RX				12S2_TX

Microprocessors and Assembly

DMA2 Requests												
Peripheral Requests	S0	S1	S2	S3	S4	S5	S6	S7				
C0	ADC1				ADC1		TIM1_CH1 TIM1_CH2 TIM1_CH3					
C1												
C2												
C3	SPI1_RX		SPI1_RX	SPI1_TX		SPI1_TX						
C4	SPI4_RX	SPI4_TX	USART1_RX	SDIO		USART1_RX	SDIO	USART1_TX				
C5		USART6_ RX	USART6_RX	SPI4_RX	SPI4_TX		USART6_TX	USART6_TX				
C6	TIM1_TR IG	TIM1_CH 1	TIM1_CH2	TIM1_CH1	TIM1_CH4 TIM1_TRIG TIM1_COM	TIM1_UP	TIM1_CH3					
C7												

Example

Microprocessors and Assembly

- Set up the timer TIM2 channel 2 to trigger ADC1 to convert the analog input channel 0
- The output of the ADC1 is transferred to the buffer in memory by DMA
- Once the buffer if full, the DMA is stopped
- The data in the buffer is converted to decimal ASCII numbers
- A global variable, done, is used by the DMA transfer complete interrupt handler to signal the other parts of the program that a buffer full of data conversion is done.

Microprocessors and Assembly

```
#include "stm32f4xx.h"
#include "stdio.h'
#define ADCBUFSIZE 64
                                  /* Initialize DMA2 controller */
void DMA2 init(void);
void DMA2 StreamO setup(unsigned int src, unsigned int dst, int len); /* set up a DMA transfer for ADC1 */
                             /* initialize TIM2 */
/* setup ADC */
void TIM2_init(void);
void ADC1_init(void);
volatile int done = 1;
volatile int one = _,
char addout[ADCBUFSIZE]; /* buffer to receive DMA data transfers from ADC char resbuf[ADCBUFSIZE * 5]; /* buffer to hold ASCII numbers for display */
                                 /\star buffer to receive DMA data transfers from ADC conversion results \star/
int main(void) {
    int i;
     char* p;
     DMA2_init();
    TIM2_init();
    ADC1_init();
     while(1) {
          done = 0;
                                      /* clear done flag */
          /* start a DMA of ADC data transfer */
         DMA2 Stream0 setup((uint32 t) adobuf, (uint32 t) & (ADC1->DR), ADCBUFSIZE);
while (done == 0) {} /* wait for ADC DMA transfer complete */
         /* convert the ADC data into decimal ASCII numbers for display */
         p = resbuf;
         for (i = 0; i < ADCBUFSIZE; i++) {
              sprintf(p, "%3d ", adcbuf[i]);
              p += 4;
                                                                                                                         21
                                                   Microprocessors and Assembly
```

```
/* Initialize ADC
    ADC1 is configured to do 8-bit data conversion and triggered by
     the rising edge of timer TIM2 channel 2 output.
void ADC1_init(void) {
    RCC->AHB1ENR |= 1;
GPIOA->MODER |= 3;
                                             /* enable GPIOA clock */
                                             /* PAO analog */
                                             /* enable ADC1 clock */
/* 8-bit conversion */
     RCC->APB2ENR \mid = 0 \times 0100;
                    = 0x2000000;
= 0x13000000;
     ADC1->CR1
                                            /* 8-Dit conversion */
/* exten rising edge, extsel 3 = tim2.2 */
/* enable setting EOC bit after each conversion */
/* enable ADC1 */
     ADC1->CR2
     ADC1->CR2
                    = 1;
     ADC1->CR2
/* Initialize TIM2
     Timer TIM2 channel 2 is configured to generate PWM at 1 kHz. The output of
     the timer signal is used to trigger ADC conversion.
void TIM2 init(void) {
                                            /* enable GPIOB clock */
/* PB3 timer2.2 out */
    RCC->AHB1ENR |= 2;
GPIOB->MODER |= 0x80;
                                            /* set pin for timer output mode */
/* enable TIM2 clock */
     GPIOB->AFR[0] \mid = 0 \times 1000;
     RCC->APB1ENR |= 1;
                                            /* divided by 160 */
/* divided by 100, sample at 1 kHz */
                    = 160 - 1;
= 100 - 1;
     TIM2->PSC
     TIM2->ARR
     TIM2->CNT = 0;
TIM2->CCMR1 = 0x6800;
                                             /* pwm1 mode, preload enable */
/* ch2 enable */
                     = 0x10;
= 50 - 1;
     TIM2->CCER
    TIM2->CCR2
/* Initialize DMA2 controller

* DMA2 controller's clock is enabled and also the DMA interrupt is
     enabled in NVIC.
void DMA2 init(void) {
    CCC->ABBIENR |= 0x00400000;  /* DMA2 controller clock enable */
DMA2->LIFCR = 0x003F;  /* clear all interrupt flags of Stream 0 */
     NVIC_EnableIRQ(DMA2_Stream0_IRQn); /* DMA interrupt enable at NVIC */
                                                         Microprocessors and Assembly
                                                                                                                                         22
```

```
Set up a DMA transfer for ADC
   The ADC1 is connected to DMA2 Stream 0. This function sets up the peripheral register address,
   memory address, number of transfers, data size, transfer direction, and DMA interrupts are enabled.
   At the end, the DMA controller is enabled, the ADC conversion complete is used to trigger DMA data
   transfer, and the timer used to trigger ADC is enabled.
void DMA2_Stream0_setup(unsigned int src, unsigned int dst, int len) {
   This function handles the interrupts from DMA2 controller Stream0. The error interrupts
   have a placeholder for error handling code. If the interrupt is from DMA data
   transfer complete, the DMA controller is disabled, the interrupt flags are cleared, the ADC conversion complete DMA trigger is turned off and the timer
   that triggers ADC conversion is turned off too.
void DMA2 Stream0 IRQHandler(void)
                                 /* if an error occurred */
   if (DMA2->LISR & 0x000C)
                                /* substitute this by error handling */
/* disable DMA2 Stream 0 */
   while(1) {}
DMA2 Stream0->CR = 0;
   DMA2->LIFCR = 0x003F;
                                 /* clear DMA2 interrupt flags */
   ADC1->CR2 &= ~0x0100;
TIM2->CR1 &= ~1;
                                 /* disable ADC conversion complete DMA */
                                 /* disable timer2 */
   done = 1:
                                        Microprocessors and Assembly
```

Example: Flash to SRAM transfer

- Software-triggered by enabling the Channel
- Transfer word data buffer from Flash memory to embedded SRAM memory
- DMA2 Steam 0 Channel 0 is configured to transfer the 32word data
- Only DMA2 Streams are able to perform memory to memory transfers
- Could be used as a fast version of memcpy function, but performed by DMA instead of CPU

Microprocessors and Assembly