

#### AHSANULLAH UNIVERSITY OF SCIENCE AND TECHNOLOGY

Department of Computer Science and Engineering

#### DIGITAL LOGIC DESIGN LAB

CSE 2106

Experiment No

Experiment Name: (a) Design a 4 to 2 Line Priority Encoderz Where

the Priority is - Io < I < Iz < I3

(b) Implement the following Boolean Function Using

I. An 8 to 1 - Line Multiplexerz (IC-74.151)

II. A 4 to 1- line Multiplexer (IC-74153)

And other Basic Gates. F(A,B,C,D) = 2(1,3,5,8,11,14)

Submitted by

Name

s.m. Tasnimul Hasan.

ID

18.02.04.142

Department:

CSE

Section

B (B2)

Group

B2 (8)

Date of Performance:

23-08-2020

Date of Submission

30 - 08 - 2020

Implement the following Boolean

Function Using

I. 1 to 8 Line De-Multiplezers/

3 to 8 Line Decoders (TC-74138)

II. I to 16 Line De - Multiplexer\_/

4 to 16 Line Decoder (IC-74154)

F(A,B,C,D) = \(\frac{1}{2},3,5,7,11,13\)

## a) Experiment Name:

Design a 4 to 2 line Praiority Encoder Where the Priority is - IO < II < I2 < I3.

#### Objective:

A priority encoder is a circuit or algorithm that compresses multiple binarry inputs into a smaller number of autputs. The output of a priority encoder is the binarry representation of the original number starting from zerro of the most significant input bit. If two or more inputs are given at the same time, the input having the highest priority will take precedence. The outputs are often used to control intercrupt requests by acting on the highest priority encoder.

Treuth Table:

<b>I</b> 3	互	4	I.	F1	Fo
0	0	0	1	0	0
0	0	1	×	0	1
0	1	×	X	1	0
1	×	×	×	1	1

#### Expression:


$$\Xi = \Xi_3 \Xi_2 + \Xi_3 = (\Xi_3 + \Xi_3)(\Xi_3 + \Xi_2)$$

$$\vdots \quad \Xi = \Xi_2 + \Xi_3$$

$$\Xi = \Xi_3 \Xi_2 \Xi_3 + \Xi_3$$

$$\vdots \quad \Xi = (\Xi_3 + \Xi_3)(\Xi_3 + \Xi_3)$$

#### Circuit Diagram:



## IC Requirements:

- 1. G -> 7432 (OR Gate) 1 piece
- 2. C2 -> 7408 (AND Gate) 1 piece
- 3. C<sub>3</sub> → 7404 (NOT Gate) 1 piece

#### condusion:

In this experiment, we use basic logic gates

(AND, OR, NOT) to design the priority encoder circuit.

We have to be ensure that connections are propers

to get exact output. We also have to be careful

when we will work to set the circuit. If we get

output to the inputs according to the function, then

ours experiment is successful.

# <u>b)</u> <u>Experciment Name</u>:

Implement the following Boolean Function Using

I. An 8 to 1 Line Multiplexerz (IC-79151)

II. A 4 to 1 Line Multiplexer (IC-79153)

And other Basic Gates.

$$F(A,B,C,D) = \angle (1,3,5,8,11,19)$$

## Objective:

In electronics, a multiplexer (mux) is a derice that selects between several analog and digital input signals and towards it to a single output line. A multiplexer of input s has selectlines, which are used to select which input line to send to the output. Multiplexer are mainly used to increase the amount of data that can be sent over the network within a certain amount of time. and bondwidth. A 8X1 multiplexer has three selection.

mux has 2 sclection lines and 4 input lines. The main objective of the experiment is to implement the given boolean function using 8X1 MUX and AX1 MUX.

i) Using 8 to 1 line multiplexer:


Truth Table:

Decimal		Output			
	A	В	C	D	F
0	0	0	0	0	0
_1	0	0	0	1	1
2	0	0	1	0	0
3	0	0	1	1	1
4	0	1	0	0	0
5	0	1	0	1	1
ေ	0	1	1	0	0
7	0	1	۵	1	0
8	1	0	0	0	1
9	1	0	٥	1	0
10	1	. 0	1	0	0
11	1	0	1	1	1
_12	1	Δ	0	0	0
13	1	1	0	1	0
14	1	J	4	0	1
15	1	1	t	1	0

## Implementation Table:

	T <sub>o</sub>	耳	I <sub>2</sub>	I3	I4	I <sub>5</sub> -	$I_6$	I <sub>7</sub>
Ā	٥	1	2	3	4	<b>5</b>	6	7
А	8	9	10	(1)	12	1.3	A	15
	A	Ā	0	1	0	Ā	A	0

## Circuit Diagram:



## IC Requirements:

2. 
$$C_2 \rightarrow 74J51 (8 + 1 \text{ MUX}) - 1 \text{ piece}$$

## ii) Using 4 to 1 Multiplexerz:

#### Implementation Table:

	I.	工	$\mathcal{I}_2$	I3
ĀĒ	0	①	2	3
ĀB	4	5	ေ	7
АĞ	8	9	10	11)
AB	_12_	13	14)	15


$$T_{0} = A\overline{B}$$

$$T_{1} = \overline{A}\overline{B} + \overline{A}B = \overline{A}(\overline{B} + B) = \overline{A}. \Delta = \overline{A}$$

$$T_{2} = AB$$

$$T_{3} = \overline{A}\overline{B} + A\overline{B} = \overline{B}(\overline{A} + A) = \overline{B}. \Delta = \overline{B}$$

#### Circuit Diagream:



## IC Requirements:

1. 
$$q \rightarrow 74153 (4 \times 1 MUX) - 1 piece$$

#### Conclusion:

We have implemented a AXI MUX and 8X1 MUX.

We will have to be carceful in using the multiplexers.

We have to be ensure that connections are proper according to pin numbers. If we get output to the inputs according to the function, then our experiment is successful.

### c) Experiment Name:

Implement the following boolean function using:

- i) 1 to 8 Line De-Multiplexerz / 3 to 8 Line Decoderz (IC-74138)
- ii) 1 to 16 Line De-Multiplexer / 4 to 16 Line Decoders
  (IC-74154)

$$F(A,B,C,D) = £(2,3,5,7,11,13)$$

#### Objective:

In digital electronics, a binarry decoderz is a combinational circuit that converts binarry information from the n coded inputs to a maximum of 2<sup>n</sup> unique outputs.

As such, a decoderz which has n number of input lines has 2<sup>n</sup> numbers of output lines. The main objective of this experciment is to implement the given function.


Using 3 to 8 Line decoders as well as 4 to 16 line decoders.

## Truth Table:

	output			
A	В	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	O	1
0	0	1	3	1
0	1	0	0	0
0	1	0	1	1
0	1.	1	0	0
0	1	7	1	1
1	0	0	0	0
1	0	0	1	0
1	0	١	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	0


#### Cincuit Diogram:

#### i) Using 3 to 8 Line decoder:



## Ic Requirements:

#### ii) Using 4 to 16 line decoder:



#### IC Requirements:

- 1. G -> 74154 (4X16 Decoder) -> 1 piece
- 2.  $c_2 \rightarrow 7400 \rightarrow 1$  piece
- 3. C3 -> 7432 (OR Gate) -> 1 piece

#### Condusion:

We have implemented a 3 to 8 time Decoders and a 4 to 16 line decoders. If ours connections are propers and we get output according to input then ours experiment is successful.