Digital System Design ALU

Lecture - 2

What is an ALU

- Arithmetic logic unit (ALU) is a digital circuit used to perform arithmetic and logic operations.
- Represents the fundamental building block of the central processing unit (CPU) of a computer

How Does an ALU work?

- Most of the operations of a CPU are performed by one or more ALUs, which load data from input registers.
- A register is a small amount of storage available as part of a CPU.
- The control unit tells the ALU what operation to perform on that data and the ALU stores the result in an output register.
- The control unit moves the data between these registers, the ALU, and memory.

Functions of an ALU

- Processor's core component
- Try to faster the hardware
- A combinational logic circuit
- Can perform multiple operations in runtime
- Performs 8 Arithmetic Operations
- Performs 4 Logical Operations

Operations in ALU

Arithmetic

- Addition (F = A + B)
- Addition with Carry (F = A + B + 1)
- Subtraction (F = A B or F = A + B' + 1)
- Subtraction with Borrow (F = A B -1 or F = A + B')
- Increment (F = A + 1)
- Decrement (F = A 1)
- Transfer (F = A)
- Transfer with Carry (F = A; C_{out} = 1)

Operations in ALU (Contd.)

Logical

- And (F = A . B)
- Or (F = A + B)
- XOR (F = A xor B)
- NOT (F = A')

A 4-bit ALU




Fig: Block Diagram of a 4-bit ALU


A 4-bit ALU (Contd.)

- has a number of selection lines to select a particular operation
- S₂ distinguishes between arithmetic and logical operations
- S_1 , S_0 are two function select inputs which specify the particular arithmetic or logic operation to be generated
- The input and output carries have meaning only during an arithmetic operation
- Basic component of the arithmetic section is a parallel adder
- C_{in} goes to the adder in the least significant bit position
- C_{out} comes from the adder in the most significant bit position

---For More, See Section 9.3 of **Digital Logic and Computer Design by M. Morris Mano**

ALU Design

S ₂	S ₁	S ₀	C _{in}	X	Υ	F
0	0	0	0	А	0	А
0	0	0	1	Α	0	A+1
0	0	1	0	А	В	A+B
0	0	1	1	Α	В	A+B+1
0	1	0	0	А	$\overline{\mathtt{B}}$	A-B-1 =A+B
0	1	0	1	А	B	A-B =A+B+1
0	1	1	0	А	all 1	A-1 =2 ⁿ -1+A
0	1	1	1	А	all 1	2 ⁿ -1+1+A



- X = A
- When Y = B,
 S₁ = 0, S₀ = 1
 So,
 Y = S₁S₀B

Now,

$$Y_{i} = \overline{S_{1}}S_{0}B_{i} + S_{1}\overline{S_{0}}\overline{B}_{i} + S_{1}S_{0}1$$

$$Y_{i} = \overline{S_{1}}S_{0}B_{i} + S_{1}\overline{S_{0}}\overline{B}_{i} + S_{1}S_{0}(B_{i} + \overline{B}_{i})$$

$$= S_{0}B_{i}(S_{1} + \overline{S_{1}}) + S_{1}\overline{B}_{i}(S_{0} + \overline{S_{0}})$$

$$Y_{i} = S_{0}B_{i} + S_{1}\overline{B}_{i}$$

 C_{in} remains unchanged i.e., $Z_i = C_{in}$

The PA works as ALU then.

Effects of Output Carry

- The output carry of an arithmetic circuit or ALU has special significance, especially after a subtraction operation.
- To investigate the effect of output carry, we expand the arithmetic circuit to n bits so that $C_{out} = 1$, when the output of the circuit is equal to or greater than 2^n .
- An output carry of 1 after an addition operation denotes an overflow condition.
- The table in the next slide lists the conditions for having an output carry in the circuit.

Effects of Output Carry (Contd.)


	Function select			Arithmetic function	$C_{\text{out}} = 1$ if	Comments		
•	51	<i>s</i> ₀	C_{in}					
•	0	0	0	F = A		Cout is always 0		
	0	0	1	$F = A^* + 1$	$A = 2^n - 1$	$C_{\text{out}} = 1 \text{ and } F = 0 \text{ if } A = 2^n - 1$		
	0	1	0	F = A + B	$(A+B)>2^n$	Overflow occurs if $C_{out} = 1$		
	0	1	1	F = A + B + 1	$(A + B) > (2^n - 1)$	Overflow occurs if $C_{out} = 1$		
	1	0	0	F = A - B - 1		If $C_{\text{out}} = 0$, then $A < B$ and $F = 1$'s complement of $(B - A)$		
	i	0	1	F = A - B	A > B	If $C_{out} = 0$, then $A < B$ and $F = 2$'s complement of $(B - A)$		
	1	1	0	F = A - 1	A ≠ 0 ···	$C_{\text{out}} = 1$, except when $A = 0$		
	1	1	1	F = A		Cout is always, 1		

---For More, Table 9.2 of Digital Logic and Computer Design by M. Morris Mano

Design of Logic Circuit

- All logic operations can be done by AND, OR and NOT
- For **3** operations, we need **2** selection variables
- 2 selection lines can select among 4 logic operations
- So we choose the XOR operation also

Design of Logic Circuit (Contd.)




---For More, Section 9.5 of **Digital Logic** and Computer **Design by M. Morris Mano**

The circuit must be repeated n times for an n-bit logic circuit

Combining Logic and Arithmetic Circuits

- Can be combined with the arithmetic circuit to produce one arithmetic logic unit
- S₁ and S₀ can be made common along with a third variable, S₂
- S₂ used to differentiate between the arithmetic and logic section
- S_2 =0 selects the arithmetic output while S_2 =1 selects the logical output
- Still not the best design

Combining Logic and Arithmetic Circuits (Contd.)



Combining Logic and Arithmetic Circuits (Contd.)

Disadvantages:

- Requires a lot of ICs
- Need to build both the arithmetic and logic circuit distinctively
- More processing time with more overhead

A More Efficient ALU

- Easier to generate logic operations in an already available arithmetic circuit
- C_{in} always 0 (or, don't care) when selection variable $S_2=1$
- When $S_2=1$, combination of S_1 and S_0 selects the 4 logical operations
- When S_2 =0,combination of $S_{1,}$ S_0 and C_{in} selects the 8 arithmetic operations


A More Efficient ALU (Contd.)

Steps:

- 1. Design the arithmetic section independent of the logic section
- 2. Determine the logic operations obtained from the arithmetic circuit in step 1, assuming that the input carries to all stages are 0
- 3. Modify the arithmetic circuit to obtain the required logic operations

Final Function Table of the ALU

S ₂	S ₁	S ₀	C _{in}	X	Υ	F
0	0	0	0	А	0	А
0	0	0	1	А	0	A+1
0	0	1	0	А	В	A+B
0	0	1	1	А	В	A+B+1
0	1	0	0	А	$\overline{\mathtt{B}}$	A-B-1 =A+B
0	1	0	1	А	$\overline{\mathtt{B}}$	A-B =A+B+1
0	1	1	0	А	all 1	A-1 =2 ⁿ -1+A
0	1	1	1	А	all 1	2 ⁿ -1+1+A
1	0	0	X	A + B	0	AvB
1	0	1	X	А	В	$A \oplus B$
1	1	0	X	A + B'	B'	A ^ B
1	1	1	X	А	1	A'



---For More, Section 9.6 of Digital Logic and Computer Design by M. Morris Mano Now,

$$X_i = A_i + S_2 S_1' S_0' B_i + S_2 S_1 S_0' B_i'$$

$$Y_i = S_0 B_i + S_1 B_i'$$

$$Z_i = S_2' C_{in} [C_{in} \text{ only works when } S_2 \text{ is zero}]$$

Practice Problems

• 9.10 - 9.14, 9.16 - 9.18