

### Ahsanullah University of Science & Technology

### Department of Computer Science & Engineering

Course No : CSE3110

Course Title : Digital System Design Lab

Assignment No : 01

Date of Performance : 06.07.21 Date of Submission : 06.07.21

Submitted To : Ms. Mohsena Ashraf

Md.Tawkat Islam Khondaker

Submitted By-Group : B2

Group Number : B2\_G1

Id: 18.02.04.133 Id: 18.02.04.135 Id: 18.02.04.136 Id: 18.02.04.142

### Introduction:

In this experiment we have made a 4 bit Arathometic Logic Unit (ALU) with the help of a 4 bit full Adders and othe basic gates. Here 50, 5, and 5, 69ts are used as Selectoris. According to the given table 5,=1 is specified for anothmetic operations and 5,=0 is for logical operations and thus depending on the value of 61, ALU will perform on arithmetic on a logical operation. From the given function table we derived the equation of three inputs and implemented the cencult,

# Problem statement:

52	51	50	Output	Function
1	1	1	A:+1	Increment A
0	1	1	A;+B;+1	Add with carry
1	1	0	A;+B;	Add
0	1	0	A:+1+1	Triansfer A with Carrow
1	0	×	A; ,B;	AND
0	0	X	A;	Complement A

# Function Generation:

6g	6,	50	Z	X	Y	Function
1	1	1	1	Aq	0	A: + 1
0	1	1	1	A	B°,	A:+B:+1
1	1	٥	0	A;	Βi	A:+B:
0	1	0	١	A	all 1	A0+1+1
1	0	X	×	A;B;	0	Aq, B;
0	0	×	×	Aq'	6	A;

# Kmap: For X:

	5, A; B;	5, A, B,	5/APB9	5, A:B	5. A ? C	6, A; B;	50A9'B9	5. A? B?
5251		D					(1	1
5251			1	1	1	1		
5251				ı	ı	1		
5 <sub>R</sub> 5'			1			1		

# For Y:

	5% 3%	5 4 39	5aBi	50B°
5251				
52/51	1		1)	
525,		1		
5251				

## for 2:

	5,50	3,50	5,50	5,50
5 <sub>q</sub>	X	[X	1)	
62	X	X	1	

From the given table we can dotermine 3 equations of . X, Y and Z Respectively

:. X = 5, A; + 52 A; B; 5, + 52/5, A;


:. Y = 5,B; + 52 5,56

 $\begin{array}{rcl}
\vdots & 7 & = & 585,50 + 525,50 + 525,50 \\
& = & 5.50 \left( 52+52' \right) + 525,50' \\
& = & 5.50 + 525,50'
\end{array}$ 

### Equipment and Budget:

Gate Name	IC	Quartity	Poice pen IC (+k)	Proice (+k)		
NOT	7404	2	2.5	50		
AND	7408	5	23	115		
DR	7432	1	27	27		
XDR	7486	2	23	46		
3 Input AND	7411	3	25	75		
3 Input DR	4075	3	23	69		
4 Input AND	7421	2	26	52		
		Total Cost = 434+k				

### Simulation:



Result:

													The second secon
Input									Output				
S <sub>2</sub>	$\mathcal{S}_{1}$	5,	A <sub>3</sub>	A2	A <sub>1</sub>	Ao	в <sub>3</sub>	θ2	<i>β</i> <sub>1</sub>	Во	Function	Cout	马压压后
1	1	1	1	0	0	0	0	0	1	0	Increement A	0	1001
0	1	1	1	0	0	0	0	0		0	Add with corrry	0	1011
1	1	0		0	0	0	0	0		0	Add	0	1010
0	1	0		0		0	1		1	1	Transfer A with	1	1000
	0	X	-	0		0			1		AND	0	0 0 0 0
				0					1		Complement A	0	0 1 1 1
٥	0	X		U	•	U		·			·		

### Conclusion:

There were some issues when we implemented the circuit for the first time. While working with XOR gote, the proteus softwore was showing some errors such as (No model specified, Simulation tailed due to portifion analysis errors). But eventually we solved the problem and took the right approach. But even afters fixing these errors the circuit was not showing any output. Then finally ours circuit was worsking perfectly afters few tweaking here and there.

We solved these 4-bit ALU functions using K-mop. The total cost for performing the simulation was reasonable.

and the state of the state of