



**AHSANULLAH UNIVERSITY OF SCIENCE AND TECHNOLOGY**  
*Department of Computer Science and Engineering*

**DIGITAL LOGIC DESIGN LAB**  
**CSE 2106**

**Experiment No** : 10

**Experiment Name** : (a) Design a switch Controlled Binary Random  
Up-Down counter using J-K Flip-Flop for  
the following sequence:  $3 \rightarrow 5 \rightarrow 2 \rightarrow 0 \rightarrow 1$

(b) Design a 4-Bit Synchronous Counter Using  
T Flip-Flop.

**Submitted by**

**Name** : S.M. Tasnimul Hasan

**ID** : 18.02.04.142

**Department** : CSE

**Section** : B (B2)

**Group** : 02 (8)

**Date of Performance** : 30-08-2020

**Date of Submission** : 06-09-2020

a) Experiment Name :


Design a switch controlled binary random up-down counter using JK Flip Flop for the following sequence :

$$3 \rightarrow 5 \rightarrow 2 \rightarrow 0 \rightarrow 1$$

Objective :

Counters are used for the purpose of counting which can increment or decrement a count by 1. An up counter may be made by connecting the clock inputs of positive edge triggered J-K flip flops to the Q' outputs of the preceding flip flops. Another way is to use negative edge triggered flip flops, connecting the clock inputs to the Q outputs of the preceding flip flops. The main objective of the experiment is to design a switch controlled binary random up down counter using J-K flip flops for the given sequence.

State Diagram :



State Table :

PS	NS	
	$x=0$ (up)	$x=1$ (down)
3	5	1
5	2	3
2	0	5
0	1	2
1	3	0

$$\therefore \text{Number of flip flops} = \lceil \log_2 5 \rceil$$
$$= 3$$

### Excitation Table :

	PS			NS ( $z=0$ )			NS ( $z=1$ )			FF's input ( $z=0$ )			FF's input ( $z=1$ )		
	$Q_3$	$Q_2$	$Q_1$	$Q_3$	$Q_2$	$Q_1$	$Q_3$	$Q_2$	$Q_1$	$J_3 K_3$	$J_2 K_2$	$J_1 K_1$	$J_3 K_3$	$J_2 K_2$	$J_1 K_1$
3	0	1	1	1	0	1	0	0	1	1 X	X 1	X 0	0 X	X 1	X 0
5	1	0	1	0	1	0	0	1	1	X 1	1 X	X 1	X 1	1 X	X 0
2	0	1	0	0	0	0	1	0	1	0 X	X 1	0 X	1 X	X 1	1 X
0	0	0	0	0	0	1	0	1	0	0 X	0 X	1 X	0 X	1 X	0 X
1	0	0	1	0	1	1	0	0	0	0 X	1 X	X 0	0 X	0 X	X 1

Common don't care,  $d = \sum (4, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15)$

$$= \sum (4, 6-15)$$

### Function Evaluation :

$$J_3 = \sum (3, 3)$$

$$d = \sum (4-15)$$

$Q_3 Q_2 \backslash Q_1 x$	$\bar{Q}_1 \bar{x}$	$\bar{Q}_1 x$	$Q_1 \bar{x}$	$Q_1 x$
$\bar{Q}_3 \bar{Q}_2$			1	1
$\bar{Q}_3 Q_2$	x	x	x	x
$Q_3 \bar{Q}_2$	x	x	x	x
$Q_3 Q_2$	x	x	x	x

$$\therefore J_3 = Q_1$$

$$K_3 = \sum (5)$$

$$d = \sum (0, 1, 2, 3, 4, 6-15)$$

$Q_3 Q_2 \backslash Q_1 x$	$\bar{Q}_1 \bar{x}$	$\bar{Q}_1 x$	$Q_1 \bar{x}$	$Q_1 x$
$\bar{Q}_3 \bar{Q}_2$	x	x	x	x
$\bar{Q}_3 Q_2$	x	1	x	x
$Q_3 \bar{Q}_2$	x	x	x	x
$Q_3 Q_2$	x	x	x	x

$$\therefore K_3 = 1$$



$$\overline{v}_2 = \sum (0, 1, 5)$$

$$d = \sum (2, 3, 4, 6-15)$$

$\begin{matrix} \theta_1 x \\ \theta_3 \theta_2 \end{matrix}$	$\overline{\theta_1} \overline{x}$	$\overline{\theta_1} x$	$\theta_1 \overline{x}$	$\theta_1 x$
$\overline{\theta_3} \overline{\theta_2}$	1	1	x	x
$\overline{\theta_3} \theta_2$	x	1	x	x
$\theta_3 \overline{\theta_2}$	x	x	x	x
$\theta_3 \theta_2$	x	x	x	x

$$\therefore \overline{v}_2 = 1$$

$$\overline{v}_1 = \sum (0, 2)$$

$$d = \sum (1, 3, 4-15)$$

$\begin{matrix} \theta_1 x \\ \theta_3 \theta_2 \end{matrix}$	$\overline{\theta_1} \overline{x}$	$\overline{\theta_1} x$	$\theta_1 \overline{x}$	$\theta_1 x$
$\overline{\theta_3} \overline{\theta_2}$	1	x	x	1
$\overline{\theta_3} \theta_2$	x	x	x	x
$\theta_3 \overline{\theta_2}$	x	x	x	x
$\theta_3 \theta_2$	x	x	x	x

$$\therefore \overline{v}_1 = 1$$

$$v_2 = \sum (2, 3)$$

$$d = \sum (0, 1, 4-15)$$

$\begin{matrix} \theta_1 x \\ \theta_3 \theta_2 \end{matrix}$	$\overline{\theta_1} \overline{x}$	$\overline{\theta_1} x$	$\theta_1 \overline{x}$	$\theta_1 x$
$\overline{\theta_3} \overline{\theta_2}$	x	x	1	1
$\overline{\theta_3} \theta_2$	x	x	x	x
$\theta_3 \overline{\theta_2}$	x	x	x	x
$\theta_3 \theta_2$	x	x	x	x

$$\therefore v_2 = 1$$


$$v_1 = \sum (1, 5)$$

$$d = \sum (0, 2, 4, 6-15)$$


$\begin{matrix} \theta_1 x \\ \theta_3 \theta_2 \end{matrix}$	$\overline{\theta_1} \overline{x}$	$\overline{\theta_1} x$	$\theta_1 \overline{x}$	$\theta_1 x$
$\overline{\theta_3} \overline{\theta_2}$	x	1		x
$\overline{\theta_3} \theta_2$	x	1	x	x
$\theta_3 \overline{\theta_2}$	x	x	x	x
$\theta_3 \theta_2$	x	x	x	x

$$\therefore v_1 = \overline{\theta_1}$$

## Block Diagram :



## Circuit Diagram :



## IC Requirements:

1.  $G_1, G_2$  : 7476 - 2 piece

## Conclusion :

From this experiment, it has been possible to design a switch controlled up down counter using JK Flip Flop. The JK Flip Flop is one of the most versatile and widely used flip flops. The most prominent reason behind using it as a counter is its toggle operation. The JK Flip Flop is called universal flip flop. We have finished our experiment successfully,


b) Experiment Name :

Design a 4-Bit Synchronous counter using T Flip Flop.

Objective :

Synchronous counter is the type of counter which is built by clocking all the flip-flops at the same time with a single clocking source. Synchronous counter receives the common clock as the pulse. The objective of this experiment is to design a 4-bit synchronous counter using T Flip-Flop.

State Diagram :





State Table :

PS	NS
0	1
1	2
2	3
3	4
4	5
5	6
6	7
7	8
8	9
9	10
10	11
11	12
12	13
13	14
14	15
15	0

Number of flip flops :

$$\lceil \log_2 15 \rceil$$

$$= 4$$

Excitation Table :

PS				NS				FF's Input			
Q <sub>4</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>4</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	T <sub>4</sub>	T <sub>3</sub>	T <sub>2</sub>	T <sub>1</sub>
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	1	0	1	0	0	0	1	1
1	0	1	0	1	0	1	1	0	0	0	1
1	0	1	1	1	1	0	0	0	1	1	1
1	1	0	0	1	1	0	1	0	0	0	1
1	1	0	1	1	1	1	0	0	0	1	1
1	1	1	0	1	1	1	1	0	0	0	1
1	1	1	1	0	0	0	0	1	1	1	1

### Function Evaluation Using KMap :

$$T_1 = \Sigma (7, 15)$$

$Q_2 Q_1$ \ $Q_4 Q_3$	$\bar{Q}_2 \bar{Q}_1$	$\bar{Q}_2 Q_1$	$Q_2 Q_1$	$Q_2 \bar{Q}_1$
$\bar{Q}_4 \bar{Q}_3$				
$\bar{Q}_4 Q_3$			1	
$Q_4 Q_3$			1	
$Q_4 \bar{Q}_3$				

$$\therefore T_1 = Q_3 Q_2 Q_1$$

$$T_3 = \Sigma (3, 7, 11, 15)$$

$Q_2 Q_1$ \ $Q_4 Q_3$	$\bar{Q}_2 \bar{Q}_1$	$\bar{Q}_2 Q_1$	$Q_2 Q_1$	$Q_2 \bar{Q}_1$
$\bar{Q}_4 \bar{Q}_3$			1	
$\bar{Q}_4 Q_3$			1	
$Q_4 Q_3$			1	
$Q_4 \bar{Q}_3$			1	

$$\therefore T_3 = Q_2 Q_1$$

$$T_2 = \sum (1, 3, 5, 7, 9, 11, 13, 15)$$

$Q_1 Q_3 \backslash Q_2 Q_1$	$\bar{Q}_2 \bar{Q}_1$	$\bar{Q}_2 Q_1$	$Q_2 Q_1$	$Q_2 \bar{Q}_1$
$\bar{Q}_1 \bar{Q}_3$		1	1	
$\bar{Q}_1 Q_3$		1	1	
$Q_1 \bar{Q}_3$		1	1	
$Q_1 Q_3$		1	1	


$$\therefore T_2 = Q_1$$

$$T_1 = \sum (0-15)$$


$Q_1 Q_3 \backslash Q_2 Q_1$	$\bar{Q}_2 \bar{Q}_1$	$\bar{Q}_2 Q_1$	$Q_2 Q_1$	$Q_2 \bar{Q}_1$
$\bar{Q}_1 \bar{Q}_3$	1	1	1	1
$\bar{Q}_1 Q_3$	1	1	1	1
$Q_1 \bar{Q}_3$	1	1	1	1
$Q_1 Q_3$	1	1	1	1

$$\therefore T_1 = 1$$

### Block Diagram :



### Circuit Diagram :





### IC Requirements :

1.  $C_1, C_2 \rightarrow 7476$  (JK Flip Flop) — 2 piece
2.  $C_3, C_4 \rightarrow 7408$  (AND Gate) — 2 piece

### Conclusion :

In this experiment, we have designed a 4 bit synchronous counter using T flip flop. It is easier to design than the asynchronous counter as it acts simultaneously. It is also faster than the asynchronous counter as no propagation delay associated with it. We have finished our experiment successfully.