

tectures of







RISC procenos how a fixed instruction size. In a Clsc micromentroller such as the 8051 instructions can be 1,2 or evin 3 bytes.

tor example, look of the Jolowing instruction in the 8051:

> CLR C , 1-byta instruction ADD Accumulator, #mybyte; 2 byte instruction Lomp target-address ; 3-bote instantion

















This variable instruction site makes the task of the instruction decoder very difficult because of the site of the incoming instruction is never known.

feture 2

One of the major Characteristics of RISC architecture is a large number of registers. All RISC architecture have at least 32 registers.



to store parameters.

A FA ≡ Settings menu

Feature 3

RISC prounters have a small instruction set. RISC prounter have only basic instructions such as ADD, SUD, MUL, LOAD STOKE AND of and so on. The limited number of instruction is one of the

much more tedious and difficult empared to (150 =

This is one reason that RISC is used more commonly in high-level lauguest environment such as a programming language reflex than assembly language.

Fecture 4:

Go to Settings to activate Windows

he







 \Box \Box \Box







Fecture 4:



The most important characteristic of the RISC processor is that more than 95% of instructions are executed with only one clock pulse, to the and contrast to CISC instruction.

Festure 5

Because CISC has such a long number of instruction, each with so many different addressing modes, microinstruction (micro code) one used to implementation thermous Go to Settings to activate Window





← feture €



RISC une lond/store architecture. In CISC micropround data Chu he manipulated while it is still in memory.

For example, in instructions such is:

ADD Res, Memory Cish

The prounder must bring the contexts of the external memory localism into the CPU, add it to the contexts of the vegister, then move the rest back to the external memory location.

Activate Windows

Activate Windows

Go to Settings to activate Windows.







The problem is there might be a delay in accerning the deta from external memory.

In RISL, instructions can only load from
external memory into registers or store registers
into external memory locations. There is no
direct way of doing arithmetic and logic operations
between a register and the contexts of external
memory locations.

LDI RL., 0×60

Activate Windows
Go to Settings to activate Windows.



Microsoft Whiteboard



LDI RL., 0×60 LDI R21, 0×46 ADD R20, R21



Activate Windows Go to Settings to activate Windows.















