

#### Ahsanullah University of Science & Technology

#### Department of Computer Science & Engineering

Course No : CSE3110

Course Title : Digital System Design Lab

Assignment No : 03

Date of Performance : 24.09.21 Date of Submission : 24.09.21

Submitted To : Ms. Mohsena Ashraf

Mr. Shashata Sawmya

Submitted By-

Group : B2

Group Number : B2\_G1

Id: 18.02.04.133 Id: 18.02.04.135 Id: 18.02.04.136 Id: 18.02.04.142

# Introduction:

SAP-I neferos to "Sample As Possible computer which is a basic model of a microprocessor. This contains the basic registers for a functional microprocessor. SAP-I us known as the first stage in the evalution to towards modern computeres explained by Albert Paul Malvins. It is a bus organised computer which covers many advanced concepts along being a simple computer.
Primary puripose of SAP is to develop a basic underestanding of how a microprocessor works and interacts with memory and other paints of the rsystem like imput and output. SAP-I contains a number of senstruction set which is given through a hex file, Here all registers are connected to the BUS with the help of tru-state buffer.

Problem Statement: Implementation of SAP-1.


#### Function Generation:

Program in Assembly Machine Code				
Trogitam 1	Machine Code			
Address	Code	in Hex		
он	LDA 6H	06		
<b>1</b> H	ADD 5H	15		
2H	SUB 7H	27		
зн	OUT	EF		
4H	HLT	FF		
SH	22H	22		
6H	eeh	લ્લ		
74	33 H	33		
8H	FFH	FF		
эн	FFH	FF		
ан	FFH	FF		
вн	FFH	FF		
CH	FFH	FF		
PH	FFH	FF		
EH	FFH	FF		
FH	FFH	FF		

### Equipment and Budget:

IC Number	Quartity	Amount (Tk)	
74LS04	1	25	
74L500		25	
74L583		120	
74LS21	1	25	
74L58G		2.5	
74LS13	et titlgeren, kaptionsk manställ tillstatelen er er sa sammer, gergeen forme	25	
74LS173	1	30	
7415107	1	50	
74LS10	1	20	
7483	1	45	
4081		28	
4071	1	20	
4030	1	20	
4073		24	
2732	1	26	
CLDCK	1	45	
LOGIC PROBE (BIG	l	35	
LOGIC TOGGLE	1	30	
SW-SPDT	1	28	
ИОТ	ł	30	
TRIBUFFER	ı	30	
BUFFER-8	l	30	
	Total	= 736 Tk	
			-

#### Simulation:



#### Result:

Contents	Accumulatorz	ОИТРИТ		
LDA 6H	66 H	00H		
ADD 5H	88 H	00H		
SUB 7H	55H	00H		
OUT	55H	55H		
HLT	55 H	55H		

# Output:

The output of the above input will be 55H.

# 団 Conclusion:-

In this experiment we have implemented SAP-1 through proteous simulation. SAP-1 has both advantages and as well as some drawbacks. This architecture is based on 8 bits data manupulation and comprised with 16×8 memory, 16 memory locations which can held an 8 bit address.

The major drawback is that we can only stone 5 instructions in the memory for the executed program. The experiment was conducted under the supervisation of two teachers. And instrumental error is almost zero since it's being simulated through softwere.