

#### Ahsanullah University of Science and Technology (AUST)

Department of Computer Science and Engineering

#### LAB REPORT

Course No.: CSE2210

Course Title: Digital Electronics and Pulse Techniques Lab

Experiment Number: 02

Name of the Experiment: Study of a Transistorized NOT Gate.

**Submitted By:** 

180204142 S. M Tasnimul Hasan

## Nome of the Expersiment:

Study of a transistorized NOT gate.

### Objective:

The objective of this experiment is the study of a transistorcized NOT gate and show the output voltage characteristics in graph by changing the values of resistances & Vi.




Fig: Cincuit 1

#### Ans to the Questions:

(1) Which factore affect the switching speed of transistore and how?

Ans: A honsistor has an internal capacitive effect. When it is in transition from saturation made to cut off mode, it does not happen immediately. That's because the internal capacity takes some time to discharge. After that the transistor will enter into the cut off mode. Also forz this reason a non zero time is reequired for the interval capacity to charge up. So, this is how the interval capacitive effect affects the switching speed of the transistor.

2) What is the effect of R1? can it be very large?

Ans:  $R_1$  is mainly used as a current limiter for the given circuit. The optimum value of this resistance such that it doesn't affect the output (characteristic of NOT Grate) and the whole circuit is between 1.6 KD to 3.2 KD. If it becomes very longe the circuit will lose its NOT gate property. In the given circuit input  $V_1 = 5V$  and  $V_2 \approx 0V$  if it is to hold the NOT gate property.

If  $R_1 = 2.5 \text{ K/L}$  when  $R_2 = 90 \text{ K/L}$  and V = -5V using supersposition,

$$V_B = \frac{2.5}{2.5+90} \times (-5V) + \frac{90}{2.5+90} \times 5V$$

so, the transistor will be in saturation mode as it requires Vo to be at least 0.8V. As a result output Vo will be  $V_0 \approx 0V$  holding NOT gate property.

If  $R_1 = 100 \text{ K}\Omega$  when  $R_2 = 90 \text{K}\Omega$  and V = -5V, using supersposition,

$$V_B = \frac{100}{100 + 90} (-5V) + \frac{90}{100 + 90} \times 5V$$

= 0.263 V

So, the transistor will be in cut off mode with output voltage  $V_0 = 5V$  as  $V_0 < 0.5V$  which is required to be in cut in mode or  $V_0 < 0.8V$  which needs to be in saturation mode. Here, we get  $V_0 = 5V$  meaning V(1) output for V(1) input. So, NOT gate preparty is not holding in this case.

so, R1 connot be verry longe.

Ans: The change in temperature will effect the resistors in this circuit. If the temperature is increased then resistorce is increased and resistance decreases for fall in temperature. Also the a point of the transistor will change with respect to temperature of the transistor will change with respect to temperature.

Exepercimental Data:

Procedure 01: vary R3 >

| Vi (V) | R1 (K-12) | R2 (KD) | R3 (K2) | V <sub>6</sub> (V) | VB (V) |
|--------|-----------|---------|---------|--------------------|--------|
| 5V     | 2.5       | 90      | 0       | 4.99               | 0.64   |
| 5V     | 2.5       | 90      | 5       | 0.02               | 0.57   |
| 5V     | 2.5       | 90      | 20      | 0.02               | 0.57   |
| 5V     | 2.5       | 90      | 60      | 0.01               | 0.57   |
| 57     | 2.5       | 90      | 80      | 0.01               | 0.57   |

Procedure 02: vory Re >

| V: (v) | Ry (KD) | F2 (KD) | R3 (KD) | V <sub>0</sub> (V) | VB (V) |
|--------|---------|---------|---------|--------------------|--------|
| 5      | 2.5     | 0       | 40      | 5.00               | -5.00  |
| 5      | 2.5     | 3       | 40      | 3.67               | 0.45   |
| 5      | 2.5     |         | 40      | 0.01               | 0.56   |
| 5      | 2.5     | 30      | 40      | 0.01               | 0.57   |
| 5      | 2.5     | 50      | 40      | 0.01               | 0.57   |
| 5      | 2.5     | 70      | 40      | 0.01               | 0.57   |

Procedure 03: vary R1 >

| v; (v) | Ry (KD) | R2 (KD) | R3 (KD) | v. (v) | VB (V) |
|--------|---------|---------|---------|--------|--------|
| 5      | _10     | 90      | 40      | 0.02   | 0.88   |
| 5      | 40      | 90      | 40      | 0.02   | 0.53   |
| 5      | 61      | 90      | 40      | 2.30   | 0.49   |
| 5      | 62      | 90      | 40      | 3.46   | 0.47   |
| 5      | 68      | .90     | 40      | 4.99   | 0.45   |
| 5      | 70      | 90      | 40      | 5.00   | 0.31   |
| 5      | 90      | 90      | 40      | 5.00   | 0.27   |

→ MICRO

Procedure 01: vorzy Vi =>

| V; (v) | R1 (K2) | R. (K/2) | R3 (K1) | Vo (V) | VO (V) |
|--------|---------|----------|---------|--------|--------|
| 0      | 2.5     | 90       | 40      | 5.00   | -0.14  |
| 0.2    | 2.5     | 90       | 40      | 5.00   | 0.05   |
| 0.8    | 2.5     | 90       | 40      | 0.03   | 0.50   |
| 2      | 2.5     | .90      | 40      | 0.02   | 0.54   |
| 3      | 2.5     | .90      | 40      | 0.02   | 0.55   |
| 5      | 2.5     | 90       | 40      | 0.01   | 0.57   |

# Discuss the findings:

In this experiment, the transistorized NOT gate has been implemented. The resistance of the circuit werze. fixed in a reange to study about the characteristics of NOT gate. Then we changed the value of these resistance and measured the uppers bound and lowers bound of theirs value where the characteristics of NOT gate changed. The circuit was implemented concludy and measurements were taken accurately as possible.