

### **Ahsanullah University of Science and Technology (AUST)**

Department of Computer Science and Engineering

#### LAB REPORT

Course No.: CSE2210

Course Title: Digital Electronics and Pulse Techniques Lab

Experiment Number: 05

Name of the Experiment: Implementation of clocked SP Flip Flop using RTL NOR gates.

#### Submitted By:

180204142 S. M Tasnimul Hasan


## Name of the Experziment:

Implementation of clocked SR Flip Flop using RIL NOR gales.

#### Objective :

The objective of this experiment is to implement a clocked SK Aip Hop using RTL NOR gates.

## Circuit Diagram:



Figurze: Experiment 5

# Ans to the Questions:

1) Analyze the operation of SR FF with the experimental data.

Ans: If we analyze the experimental data then -

\$	Ŕ	Oŧ	0++1
5.00	0.00	0.04	2.48
5.00	5.00	0.04	2.48
0.00	5,00	2.48	0.04
5.00	5.00	2.48	0.04

3	Ŕ	Qt	0111
5.00	0.00	0.04	2.48
0.00	0.00	0.65	o. 65
0.00	5.00	2.48	0.04
0.00	0.00	0.65	0.65

Here if the \$\overline{5}\$ is in high voltage and \$\overline{R}\$ is in low voltage output at \$0\$\$ come out as a low voltage of 0.04 volts and low voltage of 2.48 at \$0\$\$ and this means reset state of the flip flop. In case of again having two different combination of voltage in \$\overline{s}\$ and \$\overline{R}\$ for example \$\overline{s}\$ having low voltage 0.00 and \$\overline{R}\$ having high voltage 5.00

the output of Gt comes to 2.18V and Qt11 0.04V which refers to the set condition of the slip slop.

In case of 5, R having both voltages at higher phase the output voltage shows the previous value of the output which means it holds the previous value. And lastly when the combination of 5 and R holds the law voltage the output shows to a race around condition where the value changes. All of these characteristics of this circuit concludes that it is a sp slip slop.

2) What is the reace around condition in SR FF?

Discuss with respect to the internal circuit.

Ans: Whenever the s and R inputs of all SR.

Slipflop are at high voltages, the output becomes

suddenly unstable and it is known as a Race

Arround Condition. In this reace around condition the state of flipflop keeps toggling which leads to an uncertainty to determine the output of the flipflop. This state is called Race Around Condition.

In this circuit if we consider the input of  $(\bar{s},\bar{R})$  we can see the output keeps toggling and thus we can find the reace around state when each of the input voltages are at low scale. And thus the reace around state shows uncertainity.

# Experimental Data:

Table-1

\$	, R	Q+	OHT
5.00	0.00	0.04	2.48
5.00	5.00	0.04	2.48
0.00	5.00	2.48	0.04
5.00	5.00	2.48	0.04

Table-2

Š	R	Qŧ	Q <sub>H1</sub>
5.00	0.00	0.04	2.48
0.00	0.00	0.65	0.65
0.00	5.00	2.48	0.04
0.00	0.00	0.65	0.65

# Discussion of the Hindings:

characteristics of SR flip flop. We learned about the characteristics of SR flip flop. We learned about the implementation of SR flip flop with the help of RTL NOR Gate. As it was a clocked flip flop we get to know about the variations of clock pulse as well. We have experimented the different outputs in various combination and learned about the steps of it.