



**AHSANULLAH UNIVERSITY OF SCIENCE AND TECHNOLOGY**  
*Department of Computer Science and Engineering*

**DIGITAL LOGIC DESIGN LAB**  
**CSE 2106**

**Experiment No** : 08

**Experiment Name** : (a) Design a 4-Bit CLA (Carry Look Ahead)

Adder circuit.

(b) Design a Magnitude Comparator for 4-Bit

Using Logic Gates.

**Submitted by**

**Name** : S.M. Tasnimul Hasan

**ID** : 18.02.04.142

**Department** : CSE

**Section** : B (02)

**Group** : 02 (8)

**Date of Performance** : 16-08-2020

**Date of Submission** : 23-08-2020

## Experiment Name :

(a) Design a 4 bit CLA (Carry Look Ahead) Adders circuit.

## Objective :

A carry look ahead adder improves speed by reducing the amount of time required to determine carry bits. It can be constructed with the simpler, but usually slower, ripple carry adder (RCA), for which the carry bit is calculated along side the sum bit and each stage must wait until the previous carry bit has been calculated to begin calculating its own sum and carry bit. The carry look ahead adder calculates one or more carry bits before the sum, which reduces the wait time to calculate the result of the longer value bits of the adder.

## Truth Table :

### Full Adder

Input			Output	
A	B	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Function Evaluation using K-map :

$$S = \sum(1, 2, 4, 7)$$

A \ BC	$\overline{B}\overline{C}$	$\overline{B}C$	$BC$	$B\overline{C}$
$\overline{A}$		①		①
A	①		①	

$$\therefore S = A\overline{B}\overline{C} + \overline{A}\overline{B}C + ABC + \overline{A}B\overline{C}$$

$$= \overline{A}(\overline{B}C + B\overline{C}) + A(\overline{B}\overline{C} + BC)$$

$$= \overline{A}(B \oplus C) + A(\overline{B \oplus C})$$

$$= A \oplus B \oplus C$$

$$= A \oplus B \oplus C_{in}$$

$$C_{out} = \sum (3, 5, 6, 7)$$

A \ BC	$\overline{B}\overline{C}$	$\overline{B}C$	$BC$	$B\overline{C}$
$\overline{A}$			1	
A		1	1	1

$$\therefore C_{out} = AC + BC + AB$$

$$= AB + ABC + A\overline{B}C + A\overline{B}C + \overline{A}BC$$

$$= AB + ABC + C(A\overline{B} + \overline{A}B)$$

$$= AB(c+1) + c(A \oplus B)$$


$$= AB.1 + c(A \oplus B)$$

$$= AB + C_{in}(A \oplus B)$$

Now,

$$S = A_i \oplus B_i \oplus C_{in}$$

$$C_{out} = AB + C_i(A \oplus B)$$



Here,

$$P_i = A_i \oplus B_i$$

$$S_i = P_i \oplus C_i$$

$$G_i = A_i B_i$$

$$C_{i+1} = G_i + P_i C_i$$

Now,

1st bit :-

$$P_1 = A_1 \oplus B_1$$

$$G_1 = A_1 B_1$$

$$S_1 = P_1 \oplus C_1 = A_1 \oplus B_1$$

$$C_1 = 0$$

2nd bit :-

$$P_2 = A_2 \oplus B_2$$

$$G_2 = A_2 B_2$$

$$C_2 = G_1 + P_1 C_1$$

$$= A_1 B_1 + (A_1 \oplus B_1) \cdot 0$$

$$= A_1 B_1$$

$$S_2 = P_2 \oplus C_2$$

$$= (A_2 \oplus B_2) \oplus A_1 B_1$$

3rd bit :-

$$P_3 = A_3 \oplus B_3$$

$$G_3 = A_3 B_3$$

$$C_3 = G_2 + P_2 C_2$$

$$= A_2 B_2 + (A_2 \oplus B_2) A_1 B_1$$

$$S_3 = P_3 \oplus C_3$$

$$= A_3 \oplus B_3 \oplus (A_2 B_2 + (A_2 \oplus B_2) \cdot A_1 B_1)$$

4th bit :-

$$P_4 = A_4 \oplus B_4$$

$$G_4 = A_4 B_4$$


$$C_4 = G_3 + P_3 C_3$$

$$= A_3 B_3 + (A_3 \oplus B_3) [A_2 B_2 + (A_2 \oplus B_2) \cdot A_1 B_1]$$

$$S_4 = P_4 \oplus C_4$$

$$= A_4 \oplus B_4 \oplus [A_3 B_3 + (A_3 \oplus B_3) \cdot [A_2 B_2 + (A_2 \oplus B_2) \cdot A_1 B_1]]$$

## Circuit Diagram :





### Truth Table :

For checking our constructed circuit the following truth table will be used :

Input									Output				
A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	C <sub>0</sub>	Count	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>
0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0	0	0	0	0	1
1	0	0	0	1	0	0	0	0	1	0	0	0	0
1	0	1	1	0	1	0	0	0	0	1	1	1	1
1	1	1	1	1	1	1	1	0	1	1	1	1	0

### IC Requirements : -

1. C<sub>1</sub>, C<sub>2</sub> → 7486 → XOR Gate — 2 piece
2. C<sub>3</sub>, C<sub>4</sub> → 7408 → AND Gate — 2 piece
3. C<sub>5</sub> → 7432 → OR Gate — 1 piece



## Conclusion :

In this experiment we came to know that the carry look ahead adder calculates one or more carry bits before the sum, which reduces the wait time to calculate the result of the larger value bits of the adder. We had  $G_i$  which is a carry generator and produces output carry and  $P_i$  is called carry propagation which propagates the carry from previous stage. The experiment was done successfully.

(b) Design a Magnitude Comparator for 4-Bit Using Logic Gates.

Objective :

A magnitude comparator circuit is a combinational circuit that compares two digital or binary numbers in order to find out whether one binary number is equal or less than or greater than the other binary numbers. We logically design a circuit for which we will have two inputs one for A and other for B and have three output terminals, one for  $A > B$  condition, one for  $A = B$  condition and one for  $A < B$  condition. The main objective of this experiment is to design a magnitude comparator for 4 bit using logic gates.

### Truth Table :

Input		Output		
A	B	$A > B$	$A = B$	$A < B$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

∴ Expression ,

$$A > B \Rightarrow A_i \bar{B}_i$$

$$A = B \Rightarrow \bar{A}_i \bar{B}_i + A_i B_i = \overline{A_i \oplus B_i}$$

$$A < B \Rightarrow \bar{A}_i B_i$$

For 1 bit :-

$$A = A_1, \quad B = B_1$$

$$A > B \Rightarrow A_1 > B_1$$

$$= A_1 \bar{B}_1$$

For 2 bit :-

$$A = A_2 A_1, \quad B = B_2 B_1$$

$$A > B \Rightarrow (A_2 > B_2) + (A_2 = B_2) (A_1 > B_1)$$

$$= A_2 \bar{B}_2 + \overline{A_2 \oplus B_2} \cdot (A_1 \bar{B}_1)$$

$$A = B \Rightarrow (A_2 = B_2) \cdot (A_1 = B_1)$$

$$= (\overline{A_2 \oplus B_2}) \cdot (\overline{A_1 \oplus B_1})$$

$$A < B \Rightarrow (A_2 < B_2) + (A_2 = B_2) (A_1 < B_1)$$

$$= \bar{A}_2 B_2 + \overline{A_2 \oplus B_2} \cdot \bar{A}_1 B_1$$

For 3 bit :-

$$A = A_3 A_2 A_1, \quad B = B_3 B_2 B_1$$

$$A > B \Rightarrow (A_3 > B_3) + (A_3 = B_3) \cdot (A_2 > B_2) + (A_3 = B_3) (A_2 = B_2) (A_1 > B_1)$$

$$= A_3 \bar{B}_3 + (\overline{A_3 \oplus B_3}) \cdot A_2 \bar{B}_2 + (\overline{A_3 \oplus B_3}) \cdot (\overline{A_2 \oplus B_2}) \cdot A_1 \bar{B}_1$$

$$A = B \Rightarrow (A_3 = B_3) \cdot (A_2 = B_2) \cdot (A_1 = B_1)$$

$$= (\overline{A_3 \oplus B_3}) \cdot (\overline{A_2 \oplus B_2}) \cdot (\overline{A_1 \oplus B_1})$$

$$A < B \Rightarrow (A_3 < B_3) + (A_3 = B_3) (A_2 < B_2) + (A_3 = B_3) \cdot (A_2 = B_2) (A_1 < B_1)$$

$$= \bar{A}_3 B_3 + (\overline{A_3 \oplus B_3}) \cdot \bar{A}_2 B_2 + (\overline{A_3 \oplus B_3}) \cdot (\overline{A_2 \oplus B_2}) \cdot \bar{A}_1 B_1$$

For 4 bit :-


$$A = A_4 A_3 A_2 A_1 \quad , \quad B = B_4 B_3 B_2 B_1$$

$$\begin{aligned} A > B &\Rightarrow (A_4 > B_4) + (A_4 = B_4) \cdot (A_3 > B_3) + (A_4 = B_4) (A_3 = B_3) (A_2 > B_2) \\ &\quad + (A_4 = B_4) \cdot (A_3 = B_3) \cdot (A_2 = B_2) \cdot (A_1 > B_1) \\ &= A_4 \bar{B}_4 + (A_4 \oplus B_4) \cdot A_3 \bar{B}_3 + (\bar{A}_4 \oplus \bar{B}_4) \cdot (\bar{A}_3 \oplus \bar{B}_3) \cdot A_2 \bar{B}_2 \\ &\quad + (\bar{A}_4 \oplus \bar{B}_4) \cdot (\bar{A}_3 \oplus \bar{B}_3) \cdot (\bar{A}_2 \oplus \bar{B}_2) \cdot A_1 \bar{B}_1 \end{aligned}$$

$$\begin{aligned} A = B &\Rightarrow (A_4 = B_4) \cdot (A_3 = B_3) \cdot (A_2 = B_2) \cdot (A_1 = B_1) \\ &= (\bar{A}_4 \oplus \bar{B}_4) \cdot (\bar{A}_3 \oplus \bar{B}_3) \cdot (\bar{A}_2 \oplus \bar{B}_2) \cdot (\bar{A}_1 \oplus \bar{B}_1) \end{aligned}$$

$$\begin{aligned} A < B &\Rightarrow (A_4 < B_4) + (A_4 = B_4) \cdot (A_3 < B_3) + (A_4 = B_4) (A_3 = B_3) (A_2 < B_2) \\ &\quad + (A_4 = B_4) \cdot (A_3 = B_3) \cdot (A_2 = B_2) \cdot (A_1 < B_1) \\ &= \bar{A}_4 B_4 + (\bar{A}_4 \oplus \bar{B}_4) \cdot \bar{A}_3 B_3 + (\bar{A}_4 \oplus \bar{B}_4) \cdot (\bar{A}_3 \oplus \bar{B}_3) \cdot \bar{A}_2 B_2 \\ &\quad + (\bar{A}_4 \oplus \bar{B}_4) \cdot (\bar{A}_3 \oplus \bar{B}_3) \cdot (\bar{A}_2 \oplus \bar{B}_2) \cdot \bar{A}_1 B_1 \end{aligned}$$

# Circuit Diagram :





### IC Requirement :

1.  $C_1 \rightarrow$  XOR Gate (7486) — 1 piece
2.  $C_2, C_3, C_4, C_5, C_6 \rightarrow$  AND Gate (7408) — 5 piece
3.  $C_7, C_8 \rightarrow$  OR Gate (7432) — 2 piece
4.  $C_9, C_{10} \rightarrow$  NOT Gate (7404) — 2 piece

For checking our constructed circuit the following truth table will be used :

Input								Output		
$A_4$	$A_3$	$A_2$	$A_1$	$B_4$	$B_3$	$B_2$	$B_1$	$A > B$ (F)	$A = B$ (F)	$A < B$ (F)
0	0	0	1	0	0	0	0	1	0	0
0	0	0	0	0	0	0	0	0	1	0
0	0	0	1	1	1	1	1	0	0	1
1	1	1	1	1	1	1	1	0	1	0

### Conclusion :

In this experiment we had to use 10 IC's to design the magnitude comparator circuit. A proper connection must be ensured to get correct output as we used a good number of IC's. The experiment was done successfully.