

Ahsanullah University of Science and Technology (AUST)

Department of Computer Science and Engineering

LAB REPORT

Course No.: CSE2210

Course Title: Digital Electronics and Pulse Techniques Lab

Experiment Number: 03

Name of the Experiment: Study of a TTL NAND Gate with totem-pole output.

Submitted By:

180204142 S. M Tasnimul Hasan


Name of the Expertiment:

study of a TTL NAND gate with totem-pole output.

Objective:

study of a TTL NAND (Transistor - Transistor Logic)
gate with totem-pole output and measure the voltages at
varzious point torz all possible input combinations and also
find noise margins.

Cincuit Diagrecom:



Answerz to the Questions:

1 Analyze the operation of TIL NAND gate with the experimental data.

Ans: In this experiment, we have set a circuit where there are two points, A & B. We have used 5 transistors. We have given input voltages to the A & B. We assume to the volt is high volt and treated as binary 1 and ±0 volt is low volt and treated as binary 0. After setting up the circuit, for two inputs we may have four possible combinations. The chart is given below -

A	В	v _o (v)
0	0	4 · 31
0	1	4.31
1	0	4.31
1	1	0.01

In Sirst three combinations, we can see that there is at least one low roll input. For that we get high roll output. And for the last combination where ALB both are high, we get low roll output. So, by examining the datas we can say that this circuit works like a NAND gate. In fact it is the fastest saturation logic circuit.

2) What are the differences of transistors Is and T2 with that of a multi-emitter transistors?

Ans: A multi-emitter transistor is a specialized bipolory.

Thronsistor mostly used at the input of an IC TIL

NAND gate. Input signals are applied to the emitters,

collector current stops thowing only if all the emitters are driven by the low voltage (logical).

The differences between Is and Is in the circuit that we used and a multi-emitters transistors is given below -

- (1) In a multi-emitter transistor there is a connection between every emitter with a diode which acting as an i/p diode. But in II and I2, there is a connection between emitter and diode.
- ② In a multi-emillerz transistor cirrcuit the collector current stops flowing only if all emiller are driven by the logical low voltage. Whereas in TIL NAND gate circuit collectors current depends only with that respective transistors.

3) what is totem-pole stage? Why it is used in place of passive pull-up resistor?

Ans: To solve the problem with the high output resistance of the simple output stage the second schematic is added to this a "Toten-Pole" output.

It consists of two n-p-n transistors, the lifting diode and the current limiting resistors.

The totem-pole resistors is used in place of passive pull-up registor because in the passive push pull stage, we need two different transistors such as a PNP and a NPN transistors whereas the totem-pole was only uses NPN transistors. This is useful because NPN type transistors are usually easiers to make and support highers current for a given size of than PNP type transistors.

In this circuit o/p delay may be reduced by decreasing passive pull-up resistors (hc) but this will increase the powers disjection, when the o/p is in its low state and the voltage accross Rc is Vcc = VcE(sat). To solve this problem totem pole stage is used in the place of passive pull-up resistors.

4) What is the function of T3?

Ans: The transistor T3 acts as a splitter, since the emitter voltage is out of phase with the collector voltage (for an increase in base current the emitter voltage increases and the collector current decreases). So, the o/p is in the voltage state when T3 is in saturation.

(5) Why resistore Ry is used?

Ans: In the experimental circuit, we have used T3 transistors, in the collectors of the T3 transistors, we use R4 resistors. If the resistor Ry is omitted from the circuit that would result a faster change in the o/p from v(0) to V(1). Howeverz the R4 is needed to limit the current supplies during the turn on and turn off transmission. In pareliculars, T4 doesn't turn off as quet as T5 turns on with both totem pole transistors, conducting at the some time. The supply voltage would be short circuited if the R4 resistors was missing. That's why Ra resistorz is used.

6 Why diode Do is used in the circuit? con it be placed elsewhere?

Ans: since the base of the transistor T_5 is field to the collector T_3 when $V_{BN_5} = V_{CN_5} = 1V$. It the ofp diode Do was missing, the base to enifterz voltage of T_5 would be $V_{BE} = V_{BN_5} = V_{CE(sol)} = (1-0.2)V$ = 0.8V which would put T_5 into solurzation. So, if we don't use Do, current would be wasted.

The Diode Do can be placed from the emitter into the base of To. This is also used to establish TIL NAND gates.

My two toten-pole gotes connot be wirze ANDed?

Ans: It should be soid that the wiree ANDed connection must not be used with the toten-pole driven circuit, if the o/p trom one gate is high while that from a second gate is low and if these two o/p arze lied together. We have exactly the situation if the R4 resistors is not used. That's why two totem pole gates connot be wirse ANDed.

(8) What are the features and advantages of TTL gates?

Ans: Features:

- i) Noise impurzity
- ii) Noise Margin
- iii) Fon in
- iv) Fan out
- v) Powerz disipation

Advantages:

- i) It has strong drive capability.
- ii) It has open collectors output that is suitable forz wirzed gate.
- iii) High availability and compatibility.
- iv) Low cost and easy to use.
- v) It has powerz perz gate of about 1-2.2 mW which is better than emos but not as ECL.

Experimental Data:

A	ß	٧°	Vi	V2	V ₃	V4	V ₅	V ₆
0	0	4.31	o. 53	10.0	0.00	5.00	4.71	5.00
0	1	4.31	0.55	0.03	0.00	5.00	4.71	5.00
1	0	4.31	0.55	0.03	0.00	5.00	4.71	5.00
1	1	0.01	1.66	1.16	0.58	0.61	0.37	5.00

Calculations:

when the i/p of both A&B are high i.e (logically high) 4.31, T1 and T2 work as inverse active mode.

The current I is enough for T3 and T4 to saturation.

Now, when all inputs are high (1),

$$V_2 + V_3 = (1.16 + 0.58)V$$

= 1.74 V

$$: NM(0) = -(4.31 - 1.74) V$$

$$= -2.57 V$$

when one input is at V(1) and the other is at V(0), then if V(0) tends to increase we need only $(0.5 \pm 0.5) = 1.0 \, \text{V}$ at T_3 's base to make the path along $T_3 - T_4$ to conduct.

Here, $V_2 = 0.03 V$ $\therefore NM(1) = (1-0.03) V$ = 0.97 V

Discussion of the findings:

In this experiment, we have worked on a TIL NAND Gote with toten pole output. So, when we gover high voltage as both i/p, we get $V_0 = 0.01V$ as d/p which is V(0) and for others i/p combinations, we get $V_0 = 4.31V$ as d/p which means V(1). From the experimental table's data we can come to a decision that it is a TIL NAND Gote circuit.