



Ahsanullah University of Science & Technology

Department of Computer Science & Engineering

Course No : CSE3110
Course Title : Digital System Design Lab
Assignment No : 01

Date of Performance : 06.07.21
Date of Submission : 06.07.21

Submitted To : Ms. Mohsena Ashraf
Md.Tawkat Islam Khondaker

Submitted By-
Group : B2
Group Number : B2_G1
Id: 18.02.04.133
Id: 18.02.04.135
Id: 18.02.04.136
Id: 18.02.04.142

Introduction:

In this experiment we have made a 4 bit Arithmetic Logic Unit (ALU) with the help of a 4 bit full Adder and other basic gates. Here S_2 , S_1 and S_0 bits are used as Selectors. According to the given table $S_1 = 1$ is specified for arithmetic operations and $S_1 = 0$ is for logical operations and thus depending on the value of S_1 , ALU will perform an arithmetic or a logical operation. From the given function table we derived the equation of three inputs and implemented the circuit.

Problem statement:

s_2	s_1	s_0	Output	Function
1	1	1	$A_i + 1$	Increment A
0	1	1	$A_i + B_i + 1$	Add with carry
1	1	0	$A_i + B_i$	Add
0	1	0	$A_i + 1 + 1$	Transfer A with Carry
1	0	X	$A_i \cdot B_i$	AND
0	0	X	A_i'	Complement A

Function Generation:

s_2	s_1	s_0	Z	X	Y	Function
1	1	1	1	A_i	0	$A_i + 1$
0	1	1	1	A_i	B_i	$A_i + B_i + 1$
1	1	0	0	A_i	B_i	$A_i + B_i$
0	1	0	1	A_i	all 1	$A_i + 1 + 1$
1	0	X	X	$A_i \cdot B_i$	0	$A_i \cdot B_i$
0	0	X	X	A_i'	0	A_i'

Kmap:

For X:

	$s_0' A_1' B_1'$	$s_0' A_1' B_1$	$s_0' A_1 B_1$	$s_0' A_1 B_1'$	$s_0 A_1' B_1'$	$s_0 A_1' B_1$	$s_0 A_1 B_1'$	$s_0 A_1 B_1$
$s_2' s_1'$	1	1						
$s_2' s_1$			1	1	1	1		
$s_2 s_1'$			1	1	1	1		
$s_2 s_1$			1			1		

For Y:

	$s_0' B_1'$	$s_0' B_1$	$s_0 B_1'$	$s_0 B_1$
$s_2' s_1'$				
$s_2' s_1$	1	1	1	
$s_2 s_1'$		1		
$s_2 s_1$				

For Z:

	$\bar{s}_1 \bar{s}_0$	$\bar{s}_1 s_0$	$s_1 \bar{s}_0$	$s_1 s_0$
\bar{s}_2	X	X	1	1
s_2	X	X	1	

From the given table we can determine
3 equations of \bullet X, Y and Z Respectively

$$\therefore X = s_1 A_i^\circ + s_2 A_i^\circ B_i^\circ s_1' + s_2' s_1' A_i^\circ$$


$$\therefore Y = s_1 B_i^\circ + s_2' s_1 s_0'$$

$$\begin{aligned}\therefore Z &= s_2 s_1 s_0 + s_2' s_1 s_0 + s_2' s_1 s_0' \\ &= s_1 s_0 (s_2 + s_2') + s_2' s_1 s_0' \\ &= s_1 s_0 + s_2' s_1 s_0'\end{aligned}$$

Equipment and Budget:

Gate Name	IC	Quantity	Price per IC (tk)	Price (tk)
NOT	7404	2	25	50
AND	7408	5	23	115
OR	7432	1	27	27
XOR	7486	2	23	46
3 Input AND	7411	3	25	75
3 Input OR	4075	3	23	69
4 Input AND	7421	2	26	52
Total Cost = 434tk				

Simulation:



Result :

Input											Output					
S_2	S_1	S_0	A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0	Function	Count	F_3	F_2	F_1	F_0
1	1	1	1	0	0	0	0	0	1	0	Increment A	0	1	0	0	1
0	1	1	1	0	0	0	0	0	1	0	Add with carry	0	1	0	1	1
1	1	0	1	0	0	0	0	0	1	0	Add	0	1	0	1	0
0	1	0	1	0	0	0	1	1	1	1	Transfer A with carry	1	1	0	0	0
1	0	X	1	0	0	0	0	0	1	0	AND	0	0	0	0	0
0	0	X	1	0	0	0	0	0	1	0	Complement A	0	0	1	1	1

Conclusion :

There were some issues when we implemented the circuit for the first time. While working with XOR gate, the proteus software was showing some errors such as (No model specified, simulation failed due to partition analysis error). But eventually we solved the problem and took the right approach. But even after fixing these errors the circuit was not showing any output. Then finally our circuit was working perfectly after few tweaking here and there.

We solved these 4-bit ALU functions using K-map. The total cost for performing the simulation was reasonable.