

Ahsanullah University of Science and Technology (AUST)

Department of Computer Science and Engineering

LAB REPORT

Course No.: CSE2210

Course Title: Digital Electronics and Pulse Techniques Lab

Experiment Number: 01

Name of the Experiment: Study of DL & DTL Gates

Submitted By:

180204142 S. M Tasnimul Hasan

Name of the Expersiment:

Study of DL and DTL gates.

Objective:

Diode Logic (DL) is the construction of boolean logic gates from diodes. Diode transistor Logic (DTL) is a class of digital circuits that is the direct ancestor of transistor transistor logic. The main objective of this experiment is the study of DL and DTL gates by measuring the output voltage and other voltage at various points for all possible inputs.

Circuit Diagream:




Fig: Circuit 1

Fig: Cirreuit 2




Fig: Circuit 3




Fig: Circcuit 4

Answer to the Questions:

Analyze the circuit 1 and circuit 2 with the help of truth table for both positive and negative legic.

Ans: For ckt1, when we give high voltage to both of the inputs, only then it gives the high voltage output. For any others input combinations it gives low voltage output.

A	В	V ₀		
ov	٥٧	0.57V		
ov	5V	0.60 V		
5√	ov'	o. 60 V		
57	5 V	5.00√		

Voltage level representation for positive logic:-

A	в	V°
V (0)	V(0)	v (0)
V(0)	V(1)	V(0)
V (1)	v(0)	v (0)
√ (1)	V(1)	V (1)

So, in positive logic this circuit works an as AND Gate.

Now, Voltage repræsentation of negative logic:

A	B	V _o
V(1)	V(1)	V(1)
V(1)	V(0)	V(1)
V(0)	V(1)	V(1)
V(0)	V(0)	V (0)

So, forz negative logic this circuit works as an OR Gate.

Forz circuit 2, when we give both of the inputs low voltage only then the output gives low voltage. Forz any others input combinations the circuit given high voltage.

Forz positive Logic,

A	В	Vo
OV	٥V	0.00
ov	5√	4.40V
5V	0V	4.40 V
5V	51	4.43V

Voltage Level representation for positive logic:

A	В	V _o
V(0)	V (0)	V(0)
V(0)	V(1)	V (1)
V(1)	V (0)	V(1)
V(1)	(T)	V(1)

so, this circuit works on an OR gate in positive logic.

Forz negative logic,

A	в	Vo
V(1)	V(1)	V(1)
V(1)	V(0)	V(0)
V(0)	V(1)	V(0)
V(0)	V(0)	V (g)

So, this cirrcuit worzks as an AND gate for negative logic.

2) What happens if VR is more positive than V(1)?

[ckt1]

Ans: If we set V_R morze positive than V(1), then both of the diodes will be in forzward bias, so if we give high voltage input forz both of the inputs we want be able to get high voltage output. And also it will hampers the property of the circuit.

3 What happens if not all inputs have the some upper level? [ckt1, ckt2]

Ans: If not all inputs have some upper level then one diade will be in forcward bias and the other will be at reverese bias condition. So, we will not get the proper output. The AND gate property of cht I and the OR gate property of cht I and

(4) Why diode Do is used? [ckl3, dl14]

Ans: We have used diode Do because if only the one diode Do is used between the voltage meters then that would reepresent the diode cut off in voltage.

Then it can be said theoretically a point is in the eutoff. But a small spike of noise will turn a on. That is why Do is used to prevent the gate from malfunctioning.

Ans: Emitter and collectors interchanged? [ckt3, ckt4]

Ans: Emitter and Collectors can only be interchanged if

the transistors is in inverse active state. That means

if base-emitter junction is in reverse blas and base
collectors junction is in forward blas. If we can apply

this condition in ckt 3 and ckt 1, only then the emitters

and collectors can be interchanged. But In that case

the output will not remain the same and which will cause the hampers of NOR and NAND gate properties of the circuits.

(a) What is the significant of hff (min)? [ckt3, ckt4]

Ans: If we want to have the transistor in

saturation mode, the transistor needs to be greater

or equal to the minimum value of hff. The hff (min)

represents the radio of collector current (Ic) and

base current (Ib).

Experimental Data:

Cirrcuit 1 (AND Grate) -

A	В	√ ₀
٥V	ov	0.57 V
ov	5V	0·60 V
5√	ov	0.60 V
57	5V	5.00V

Positive Logic AND Gate

cirrenit 2 (or gale) -

A	B	Vo
0	ov	0.00
ov	5V°	1.10V
51	٥٧°	4.40V
57	57	1.43V

The state of the s

cincult 3 (NAND Grate) -

A	В	VD	Vni	V _{D2}	Vr	VCE	Va
01	OY	0.56 V	0·28 V	0.28 V	0.56 V	5.00V	5.00V
ov	52	-4.12V	0·29V	0.29 V	0.58 V	5.00 V	5.00V
57	ov	0.58V	0.29V	o.29 V	0.58V	5.00 V	5.00V
57	57	- 3.32V	0.57V	0.57V	1.68 Y	2.40V	2.40V

Cincuil 4 (NOR Gate) -

A	B	V _D	vo.	Vp2	Vp	VCE	Vo
ov	ov	0.00	0.001	0.00	0.00	5.00 V	5.00V
ov	57	0.857	0.85V	o. 85√	2.46√	0.03V	0.03V
5V	or	-2.16V	0.85V	0.85V	2.46 V	0.03V	0.03 V
51	5V	0.85V	0.8EV	0 · 86V	2.52V	0.041	0.041

Discussion:

In this experiment, we have studied DL and DTL gales using diades and transistores. We have implemented four cirrcuits and measured output voltages. The first cirrcuits works as an AND gale, second circuit works as an AND gale, second circuit works as an NOR gate. Third one works as an NOR gate which we can see from our output value. As, we got our defined values, our experiment has been done successfully.