## AHSANULLAH UNIVERSITY OF SCIENCE AND TECHNOLOGY Department: Computer Science and Engineering

Program: Bachelor of Science in Computer Science and Engineering
Lab Final Examination: Fall 2019

Course Number: CSE 2106 Course Name: Digital Logic Design Lab

Semester: 1st

Year: 2<sup>nd</sup>

Time: 55 minutes Full Marks: 20 1. Write down the correct answers in answer script [5.0] Which gates are easier to fabricate with electronic components? **NAND AND NOR** ii. iv. The 2-input XOR has a high output only when the input values are b. high different i. low ii. iii. same iv. Digital circuit can be made by the repeated use of c. NAND gates ii. OR gates iii. NOT gates None of the above iv. Number of entries in the truth table of a 3 input NAND gate is iii. i. 3 ii. 6 iv. Which is the prohibited state/ condition in S-R latch and needs to be avoided due to unpredictable nature of output? S=0, R=0S=1, R=0i. ii. iii. S=0, R=1S=1, R=1iv. 2. What is a binary parallel adder? [1.5] 3. Define a shift register. [1.5] 4. Implement the following Boolean function using only one multiplexer (IC 74151), [12.0]  $F(A, B, C, D) = \sum (1, 2, 5, 8, 10, 13).$