
**VTref** NC Not used **GND** Not used GND **SWDIO** • 8 GND **SWCLK** 9 • • 10 **GND** Not used • 12 **GND** 11 **•** 13 • SWO • 14 GND\* RESET 15 ● ● 16 GND\* Not used 17 ● • 18 **GND**\* **5V-Supply** 19 ● • 20 **GND**\*


Pin no.	ST-LINK/V2 connector (CN3)	ST-LINK/V2 function	Target connection (JTAG)	Target connection (SWD)
1	VAPP	Target VCC	MCU VDD <sup>(1)</sup>	MCU VDD <sup>(1)</sup>
2	VAL.	larget voo	INICO VDD	MOO VDD
3	TRST	JTAG TRST	NJTRST	GND <sup>(2)</sup>
4	GND	GND	GND <sup>(3)</sup>	GND <sup>(3)</sup>
5	TDI	JTAG TDO	JTDI	GND <sup>(2)</sup>
6	GND	GND	GND <sup>(3)</sup>	GND <sup>(3)</sup>
7	TMS_SWDIO	JTAG TMS, SW IO	JTMS	SWDIO
8	GND	GND	GND <sup>(3)</sup>	GND <sup>(3)</sup>
9	TCK_SWCLK	JTAG TCK, SW CLK	JTCK	SWCLK
10	GND	GND	GND <sup>(3)</sup>	GND <sup>(3)</sup>
11	Not connected	Not connected	Not connected	Not connected
12	GND	GND	GND <sup>(3)</sup>	GND <sup>(3)</sup>
13	TDO_SWO	JTAG TDI, SWO	JTDO	TRACESWO <sup>(4)</sup>
14	GND	GND	GND <sup>(3)</sup>	GND <sup>(3)</sup>
15	NRST	NRST	NRST	NRST
16	GND	GND	GND <sup>(3)</sup>	GND <sup>(3)</sup>
17	Not connected	Not connected	Not connected	Not connected
18	GND	GND	GND <sup>(3)</sup>	GND <sup>(3)</sup>
19	VDD	VDD (3.3 V)	Not connected	Not connected
20	GND	GND	GND <sup>(3)</sup>	GND <sup>(3)</sup>

Table 5. Debug connector CN4 (SWD)

Pin	CN4	Designation	
1	VDD_TARGET	VDD from application	
2	SWCLK	SWD clock	
3	GND	ground	
4	SWDIO	SWD data input/output	
5	NRST	RESET of target STM32	
6	SWO	Reserved	

Figure 9. Using ST-LINK/V2-1 to program the STM32 on an external application







For a genuine ST-Link V2, connect the VTarget (VTr) pin to the target's VDD, while for a clone, connect the 3.3V pin to the target's VDD



Samiul

Sheet: /

File: JTAG to SWD.kicad sch

Title: JTAG to SWD

Size: A4 Date: 2023-10-16 Rev: 1.1 KiCad E.D.A. kicad (6.0.9) ld: 1/1