
SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

 Package Options Include Plastic Small-Outline (D, NS, PS), Shrink Small-Outline (DB), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs Also Available as Dual 2-Input
 Positive-NAND Gate in Small-Outline (PS)
 Package


SN5400 . . . J PACKAGE SN54LS00, SN54S00 . . . J OR W PACKAGE SN7400, SN74S00 . . . D, N, OR NS PACKAGE SN74LS00 . . . D, DB, N, OR NS PACKAGE (TOP VIEW)

2A 4 11 4Y 2B 5 10 3B 2Y 6 9 3A GND 7 8 3Y	2Y 🛭 6	3 12 4 11 5 10 6 9	3A
--	--------	-----------------------------	----


SN74LS00, SN74S00 . . . PS PACKAGE (TOP VIEW)



SN5400 . . . W PACKAGE (TOP VIEW)



SN54LS00, SN54S00 . . . FK PACKAGE (TOP VIEW)



description/ordering information

These devices contain four independent 2-input NAND gates. The devices perform the Boolean function $Y = \overline{A} \bullet \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

description/ordering information (continued)

ORDERING INFORMATION

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
			SN7400N	SN7400N
	PDIP – N	Tube	SN74LS00N	SN74LS00N
			SN74S00N	SN74S00N
		Tube	SN7400D	7400
		Tape and reel	SN7400DR	7400
	COIC D	Tube	SN74LS00D	1.000
	SOIC - D	Tape and reel	SN74LS00DR	LS00
0°C to 70°C		Tube	SN74S00D	000
		Tape and reel	SN74S00DR	S00
			SN7400NSR	SN7400
	SOP - NS	Tape and reel	SN74LS00NSR	74LS00
			SN74S00NSR	74S00
	000 00	Ton a and so al	SN74LS00PSR	LS00
	SOP – PS	Tape and reel	SN74S00PSR	S00
	SSOP – DB	Tape and reel	SN74LS00DBR	LS00
			SNJ5400J	SNJ5400J
	CDIP – J	Tube	SNJ54LS00J	SNJ54LS00J
			SNJ54S00J	SNJ54S00J
FF00 to 40F00			SNJ5400W	SNJ5400W
–55°C to 125°C	CFP – W	Tube	SNJ54LS00W	SNJ54LS00W
			SNJ54S00W	SNJ54S00W
	LCCC – FK	Tube	SNJ54LS00FK	SNJ54LS00FK
	LUCU - FK	Tube	SNJ54S00FK	SNJ54S00FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Y
Н	Н	L
L	Χ	Н
Χ	L	Н


logic diagram, each gate (positive logic)







^

schematic







Resistor values shown are nominal.

SN7400, SN74LS00, SN74S00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)		7 V
Input voltage: '00, 'S00		5.5 V
'LS00		7 V
Package thermal impedance, θ_{JA} (see Note 2):	D package	86°C/W
	DB package	96°C/W
	N package	80°C/W
	NS package	76°C/W
	PS package	95°C/W
Storage temperature range, T _{stq}		-65°C to 150°C

recommended operating conditions (see Note 3)

			SN5400			SN7400		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
lOH	High-level output current			-0.4			-0.4	mA
lOL	Low-level output current			16			16	mA
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN5400			SN7400		LINIT
PARAMETER		TEST CONDITIO	NS+	MIN	TYP§	MAX	MIN	TYP§	MAX	UNIT
VIK	$V_{CC} = MIN,$	I _I = -12 mA				-1.5			-1.5	V
V _{OH}	$V_{CC} = MIN,$	$V_{IL} = 0.8 V$,	$I_{OH} = -0.4 \text{ mA}$	2.4	3.4		2.4	3.4		V
V _{OL}	$V_{CC} = MIN,$	V _{IH} = 2 V,	I_{OL} = 16 mA		0.2	0.4		0.2	0.4	V
lį	$V_{CC} = MAX$,	$V_{I} = 5.5 V$				1			1	mA
lіН	$V_{CC} = MAX$,	V _I = 2.4 V				40			40	μΑ
I _{IL}	$V_{CC} = MAX$,	$V_{I} = 0.4 V$				-1.6			-1.6	mA
los¶	$V_{CC} = MAX$			-20		-55	-18		-55	mA
Iссн	$V_{CC} = MAX$,	V _I = 0 V	·		4	8		4	8	mA
I _{CCL}	$V_{CC} = MAX$,	V _I = 4.5 V			12	22		12	22	mA

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



.

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network ground terminal.

^{2.} The package termal impedance is calculated in accordance with JESD 51-7.

[§] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 $[\]P$ Not more than one output should be shorted at a time.

SN7400, SN74LS00, SN74S00 **QUADRUPLE 2-INPUT POSITIVE-NAND GATES**

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDIT	TEST CONDITIONS		SN5400 SN7400		UNIT
	(INPOT)	(001701)	(0011-01)		MIN	TYP	MAX	
^t PLH	A or B	V	R _L = 400 Ω, C _L :	– 15 nF		11	22	ns
tPHL	7010	'	$R_L = 400 \Omega$, $C_L = 15 pF$	– 13 pi		7	15	113

recommended operating conditions (see Note 4)

		S	N54LS0)	S	N74LS0)	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.7			0.8	V
loh	High-level output current			-0.4			-0.4	mA
lOL	Low-level output current			4			8	mA
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN54LS00			S	N74LS0	0	
PARAMETER	TEST CONDITIONS [†]				TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	V
V _{OH}	$V_{CC} = MIN,$	$V_{IL} = MAX$,	$I_{OH} = -0.4 \text{ mA}$	2.5	3.4		2.7	3.4		V
.,	NA MAIN		I _{OL} = 4 mA		0.25	0.4		0.25	0.4	.,
V _{OL}	$V_{CC} = MIN,$	V _{IH} = 2 V	I _{OL} = 8mA					0.35	0.5	٧
lį	$V_{CC} = MAX$,	V _I = 7 V				0.1			0.1	mA
lΉ	$V_{CC} = MAX$,	$V_{ } = 2.7V$				20			20	μΑ
I _{IL}	$V_{CC} = MAX$,	$V_{ } = 0.4 V$				-0.4			-0.4	mA
l _{OS} §	V _{CC} = MAX			-20		-100	-20		-100	mA
IССН	$V_{CC} = MAX$,	V _I = 0 V			0.8	1.6		0.8	1.6	mA
ICCL	$V_{CC} = MAX$,	V _I = 4.5 V			2.4	4.4		2.4	4.4	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	TEST CONDITIONS		N54LS00 N74LS00		UNIT
	(INPOT)	(INPUT) (OUTPUT)		MIN	TYP	MAX	
^t PLH	A or B	V	$R_1 = 2 k\Omega$, $C_1 = 15 pF$		9	15	ns
t _{PHL}	AUD	1	$R_L = 2 k\Omega$, $C_L = 15 pF$		10	15	115



[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C. § Not more than one output should be shorted at a time.

SN7400, SN74LS00, SN74S00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

recommended operating conditions (see Note 5)

		5	N54S00		9	N74S00)	LINUT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			8.0			8.0	V
ІОН	High-level output current			-1			-1	mA
loL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN54S00			SN74S00			
PARAMETER	TEST CONDITIONS†			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
V _{IK}	V _{CC} = MIN,	I _I = -18 mA				-1.2			-1.2	V	
VOH	$V_{CC} = MIN,$	$V_{IL} = 0.8 V$,	$I_{OH} = -1 \text{ mA}$	2.5	3.4		2.7	3.4		V	
V _{OL}	$V_{CC} = MIN,$	V _{IH} = 2 V,	$I_{OL} = 20 \text{ mA}$			0.5			0.5	V	
lį	$V_{CC} = MAX$,	V _I = 5.5 V				1			1	mA	
lіН	$V_{CC} = MAX$,	V _I = 2.7 V				50			50	μΑ	
I _{IL}	$V_{CC} = MAX$,	$V_{I} = 0.5V$				-2			-2	mA	
los§	V _{CC} = MAX			-40		-100	-40		-100	mA	
ІССН	$V_{CC} = MAX$,	V _I = 0 V	-		10	16		10	16	mA	
ICCL	$V_{CC} = MAX$,	V _I = 4.5 V			20	36		20	36	mA	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)


PARAMETER	FROM	TO (OUTPUT)	TEST CONDITIONS		SN54S00 SN74S00				
	(INPUT)	(OUTPUT)		MIN	TYP	MAX			
^t PLH	A or B	V	$R_L = 280 \Omega$, $C_L = 15 pF$		3	4.5	ns		
^t PHL	AOID	1	N_ = 200 sz,		3	5	115		
^t PLH	A or B		$R_{I} = 280 \Omega$, $C_{I} = 50 pF$		4.5		ns		
^t PHL	AUID	1			5				

_

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time.

PARAMETER MEASUREMENT INFORMATION SERIES 54/74 DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for tpLH, tpHL, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
- E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50~\Omega$; t_r and $t_f \leq$ 7 ns for Series 54/74 devices and t_r and $t_f \leq$ 2.5 ns for Series 54S/74S devices.
- F. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





24-Jan-2013

ACKAGING INFORMATION

Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples
Top-Side Markings	JM38510/ 00104BCA	JM38510/ 00104BDA	JM38510/ 07001BCA	JM38510/ 07001BDA	JM38510/ 30001B2A	JM38510/ 30001BCA	JM38510/ 30001BDA	JM38510/30001S CA	JM38510/30001S DA	JM38510/ 00104BCA	JM38510/ 00104BDA	JM38510/ 07001BCA	JM38510/ 07001BDA	JM38510/ 30001B2A	JM38510/ 30001BCA	JM38510/ 30001BDA	JM38510/30001S CA
Op Temp (°C)	-55 to 125																
MSL Peak Temp	N / A for Pkg Type																
Lead/Ball Finish	A42	A42	A42	A42	POST-PLATE	A42	POST-PLATE	A42	A42	A42							
Eco Plan	TBD																
Package Qty	1	1	1	-	1	-	1	1	1	1	1	1	1	1	-	1	-
Pins	14	14	14	4	20	4	14	14	41	41	41	14	14	20	4	41	4
	٦	Μ	ſ	>	FK	ר	Μ	ſ	Μ	ר	Μ	٦	Μ	FK	ר	Μ	ר
Package Type Package Drawing	CDIP	CFP	CDIP	CFP	СССС	CDIP	CFP	CDIP	CFP	CDIP	CFP	CDIP	CFP	TCCC	CDIP	CFP	CDIP
Status (1)	ACTIVE																
Orderable Device	JM38510/00104BCA	JM38510/00104BDA	JM38510/07001BCA	JM38510/07001BDA	JM38510/30001B2A	JM38510/30001BCA	JM38510/30001BDA	JM38510/30001SCA	JM38510/30001SDA	M38510/00104BCA	M38510/00104BDA	M38510/07001BCA	M38510/07001BDA	M38510/30001B2A	M38510/30001BCA	M38510/30001BDA	M38510/30001SCA

PACKAGE OPTION ADDENDUM



24-Jan-2013

Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples	Samples		Samples	Samples		Samples						
Top-Side Markings	JM38510/30001S DA	SN5400J	SN54LS00J	SN54S00J	7400	7400	7400	SN7400N		SN7400N	TS00		TS00	TS00	TS00	TS00	TS00	TS00	7.000 T
Op Temp (°C)	-55 to 125	-55 to 125	-55 to 125	-55 to 125	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70
MSL Peak Temp	N / A for Pkg Type	N / A for Pkg Type	N / A for Pkg Type	N / A for Pkg Type	Level-1-260C-UNLIM	Level-1-260C-UNLIM	Level-1-260C-UNLIM	N / A for Pkg Type	Call TI	N / A for Pkg Type	Level-1-260C-UNLIM	Call TI	Level-1-260C-UNLIM						
Lead/Ball Finish	A42	A42	A42	A42	CU NIPDAU	CU NIPDAU	CU NIPDAU	CU NIPDAU	Call TI	CU NIPDAU	CU NIPDAU	Call TI	CU NIPDAU						
Eco Plan	TBD	TBD	TBD	TBD	Green (RoHS & no Sb/Br)	Green (RoHS & no Sb/Br)	Green (RoHS & no Sb/Br)	Pb-Free (RoHS)	TBD	Pb-Free (RoHS)	Green (RoHS & no Sb/Br)	TBD	Green (RoHS & no Sb/Br)						
Package Qty	-	-	-	-	50	50	50	25		25	50		2000	2000	2000	50	50	2500	2500
Pins	4	4	4	4	4	41	14	14	14	41	41	14	4	41	41	4	41	41	4
Package Drawing	Α	7	7	٦	О	D	D	z	z	Z	D	DB	DB	DB	DB	О	D	D	Q
Package Type	CFP	CDIP	CDIP	CDIP	SOIC	SOIC	SOIC	PDIP	PDIP	PDIP	SOIC	SSOP	SSOP	SSOP	SSOP	SOIC	SOIC	SOIC	SOIC
Status (1)	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	OBSOLETE	ACTIVE	ACTIVE	OBSOLETE	ACTIVE						
Orderable Device	M38510/30001SDA	SN5400J	SN54LS00J	SN54S00J	SN7400D	SN7400DE4	SN7400DG4	SN7400N	SN7400N3	SN7400NE4	SN74LS00D	SN74LS00DBLE	SN74LS00DBR	SN74LS00DBRE4	SN74LS00DBRG4	SN74LS00DE4	SN74LS00DG4	SN74LS00DR	SN74LS00DRE4

PACKAGE OPTION ADDENDUM



24-Jan-2013

Samples	Samples		Samples	Samples	Samples	Samples	Samples	Samples	Samples							Samples	Samples		Samples	Samples
Top-Side Markings	T200		SN74LS00N	SN74LS00N	74LS00	74LS00	T200	00ST	TS00	S00	S00	S00	SN74S00N		SN74S00N	SNJ5400J	SNJ5400W	SNJ5400WA	SNJ54LS00FK	SNJ54LS00J
Op Temp (°C)	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	0 to 70	-55 to 125				
MSL Peak Temp ⑶	Level-1-260C-UNLIM	Call TI	N / A for Pkg Type	N / A for Pkg Type	Level-1-260C-UNLIM	N / A for Pkg Type	Call TI	N / A for Pkg Type												
Lead/Ball Finish	CU NIPDAU	Call TI	CU NIPDAU	CU NIPDAU	CU NIPDAU	CU NIPDAU	CU NIPDAU	CU NIPDAU	CU NIPDAU	CU NIPDAU	CU NIPDAU	CU NIPDAU	CU NIPDAU	Call TI	CU NIPDAU	A42	A42	A42	POST-PLATE	A42
Eco Plan (2)	Green (RoHS & no Sb/Br)	TBD	Pb-Free (RoHS)	Pb-Free (RoHS)	Green (RoHS & no Sb/Br)	Pb-Free (RoHS)	TBD	Pb-Free (RoHS)	TBD	TBD	TBD	TBD	TBD							
Package Qty	2500		25	25	2000	2000	2000	2000	2000	50	50	50	25		25	-	1		1	-
Pins	4	14	14	4	14	4	8	8	8	14	14	4	4	14	4	4	14	14	50	4
	O	Ŋ	Z	z	NS	NS	PS	PS	PS	D	D	D	z	z	z	7	Μ	WA	Η	ר
Package Type Package Drawing	SOIC	CDIP	PDIP	PDIP	SO	SO	SO	SO	SO	SOIC	SOIC	SOIC	PDIP	PDIP	PDIP	CDIP	CFP	CFP	ГССС	CDIP
Status (1)	ACTIVE	OBSOLETE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	NRND	NRND	NRND	NRND	OBSOLETE	NRND	ACTIVE	ACTIVE	OBSOLETE	ACTIVE	ACTIVE
Orderable Device	SN74LS00DRG4	SN74LS00J	SN74LS00N	SN74LS00NE4	SN74LS00NSR	SN74LS00NSRG4	SN74LS00PSR	SN74LS00PSRE4	SN74LS00PSRG4	SN74S00D	SN74S00DE4	SN74S00DG4	SN74S00N	SN74S00N3	SN74S00NE4	SNJ5400J	SNJ5400W	SNJ5400WA	SNJ54LS00FK	SNJ54LS00J



24-Jan-2013

A42 POST-PLATE A42 A42	Samples	Samples	Samples	Samples	Samples
Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) (2) (3) (3) TBD A42 N / A for Pkg Type -55 to 125 TBD POST-PLATE N / A for Pkg Type -55 to 125 TBD A42 N / A for Pkg Type -55 to 125 TBD A42 N / A for Pkg Type -55 to 125	Top-Side Markings	(4) SNJ54LS00W	SNJ54S 00FK	SNJ54S00J	SNJ54S00W
Eco Plan Lead/Ball Finish MSL Peak Temp (2) (3) TBD A42 N / A for Pkg Type TBD POST-PLATE N / A for Pkg Type TBD A42 N / A for Pkg Type TBD A42 N / A for Pkg Type	Op Temp (°C)	-55 to 125		-55 to 125	-55 to 125
Eco Plan Lead/Ball Finish (2) A42 TBD A42 TBD POST-PLATE TBD A42 TBD A42	MSL Peak Temp	(3) N / A for Pkg Type	N / A for Pkg Type	N / A for Pkg Type	N / A for Pkg Type
Eco Plan (2) TBD TBD TBD TBD	Lead/Ball Finish	A42	POST-PLATE	A42	A42
	Eco Plan	(2) TBD	TBD	TBD	TBD
Package Qty	Package Qty	-	-	-	-
		4	20	4	4
Package Pini Drawing W 14 FK 20 J 14	Package	Drawing W	天	7	*
	Package Type		CCC		CFP
Status (1) ACTIVE ACTIVE ACTIVE	Status	(1) ACTIVE	ACTIVE	ACTIVE	ACTIVE
Orderable Device SNJ54LS00W SNJ54S00FK SNJ54S00J	Orderable Device	SNJ54LS00W	SNJ54S00FK	SNJ54S00J	SNJ54S00W

¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

-IFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NOT recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

DBSOLETE: TI has discontinued the production of the device.

IBD: The Pb-Free/Green conversion plan has not been defined.

2b-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that and not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

2b-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between he die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

aren (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (ROHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight n homogeneous material)

mportant Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. I and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

n no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DTHER QUALIFIED VERSIONS OF SN5400, SN54LS00, SN54LS00-SP, SN54S00, SN7400, SN74LS00, SN74S00 :

²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability nformation and additional product content details.

³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁴⁾ Only one of markings shown within the brackets will appear on the physical device.



24-Jan-2013

, Catalog: SN7400, SN74LS00, SN54LS00, SN74S00

, Military: SN5400, SN54LS00, SN54S00

, Space: SN54LS00-SP

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product


• Military - QML certified for Military and Defense Applications


• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS00DBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LS00DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS00NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LS00PSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION


www.ti.com 26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS00DBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74LS00DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LS00NSR	SO	NS	14	2000	367.0	367.0	38.0
SN74LS00PSR	SO	PS	8	2000	367.0	367.0	38.0


14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)


CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



28 TERMINAL SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.




D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES:

A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom www.ti.com/communications **Amplifiers** amplifier.ti.com **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com

DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Medical Interface interface.ti.com www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity