UVM Register Model


GitHub: samlyu

Register Structure

- Field: Part of a register, represents a particular feature.
- Register: Data storage, allows the hardware to behave in certain ways when programmed with certain values.




- Block: A collection of registers, each reg has different fields and configurations.
- Memory Map: A table that defines address ranges for devices.




UVM Register Abstraction Layer


- Register Model: An entity that encompasses and describes the hierarchical structure of class objects for each register and its individual fields. **Every register in the model corresponds to an actual hardware register in the design.**
- Desired Value: The value to be updated later to the design from the reference model.



Mirrored Value: Last known value in the reference model from the design.



UVM Reg Class



Class extends from uvm_reg:

New function for the reg:

Build function for each field in the reg:

```
class reg ctl extends uvm reg;
  rand uvm reg field En;
  rand uvm reg field Mode;
  rand uvm reg field Halt;
  rand uvm reg field Auto;
  rand uvm reg field Speed;
 function new (string name = "reg ctl");
   super.new (name, 32, UVM NO COVERAGE);
 endfunction
 virtual function void build ();
   // Create object instance for each field
               = uvm reg field::type id::create ("En");
   this.En
   this.Mode = uvm reg field::type id::create ("Mode");
   this.Halt = uvm reg field::type id::create ("Halt");
   this.Auto = uvm reg field::type id::create ("Auto");
   this.Speed = uvm reg field::type id::create ("Speed");
   // Configure each field
   this.En.configure (this, 1, 0, "RW", 0, 1'h0, 1, 1, 1);
   this.Mode.configure (this, 3, 1, "RW", 0, 3'h2, 1, 1, 1);
   this.Halt.configure (this, 1, 4, "RW", 0, 1'h1, 1, 1, 1);
   this.Auto.configure (this, 1, 5, "RW", 0, 1'h0, 1, 1, 1);
   this.Speed.configure (this, 5, 11, "RW", 0, 5'h1c, 1, 1, 1);
 endfunction
endclass
```

UVM Reg Block

Similar style to create a collection of UVM reg classes, need to call build() for each reg and add to map:

class reg block extends uvm reg block;

```
rand reg_ctl m_reg_ctl;
 rand reg stat m reg stat;
 rand reg inten m reg inten;
 function new (string name = "reg block");
   super.new (name, UVM NO COVERAGE);
  endfunction
 virtual function void build ();
   // Create an instance for every register
   this.default map = create map ("", 0, 4, UVM LITTLE ENDIAN, 0);
   this.m reg ctl = reg_ctl::type_id::create ("m_reg_ctl", , get_full_name);
   this.m reg stat = reg stat::type id::create ("m reg stat", , get full_name);
   this.m reg inten = reg inten::type id::create ("m reg inten", , get full name);
   // Configure every register instance
   this.m reg ctl.configure (this, null, "");
   this.m reg stat.configure (this, null, "");
   this.m_reg_inten.configure (this, null, "");
   // Call the build() function to build all register fields within each register
   this.m reg ctl.build();
   this.m_reg_stat.build();
   this.m reg inten.build();
   // Add these registers to the default map
   this.default map.add reg (this.m reg ctl, `UVM REG ADDR WIDTH'h0, "RW", 0);
   this.default_map.add_reg (this.m_reg_stat, `UVM_REG_ADDR_WIDTH'h4, "RO", 0);
   this.default map.add reg (this.m reg inten, `UVM REG ADDR WIDTH'h8, "RW", 0);
  endfunction
endclass
```

UVM Reg methods


- read() and write(): reads and writes values to DUT reg, frontdoor or backdoor
- get() and set(): reads and writes directly to the desired values
- peek() and poke(): reads and writes to DUT reg using backdoor access, regardless of the reg status
- update(): writes to DUT reg after set(), if the desired values and mirrored values are different
- mirror(): reads the updated DUT reg
- randomize()
- reset()

Method	Front door access	Back door access
read()	RF	RF
write()	RF	RF
peek()	RF	RF
poke()	RF	RF
set()	RF	RF
get()	RF	RF
update()	BR	BR
mirror()	BR	BR
randomize()	BRF	BRF
reset()	BRF	BRF

register access methods at a different level

Environment Setup

- Adapter: Reg R/W to bus transactions (vice versa) (between reg model and sequencer)
- Predictor: Bus transactions to reg R/W (monitor to reg model)



Convert reg statements to bus transactions:

Convert bus transactions to reg statements:

```
// apb_adapter is inherited from "uvm reg_adapter"
class reg2apb adapter extends uvm reg adapter;
   `uvm object utils (apb adapter)
   // Set default values for the two variables based on bus protocol
   // APB does not support either, so both are turned off
  function new(string name="apb adapter");
      super.new(name);
      supports byte enable = 0;
      provides responses = 0;
   endfunction
 // This function accepts a register item of type "uvm reg bus op" and assigns
  // address, data and other required fields to the bus protocol sequence_item
  virtual function uvm sequence item reg2bus (const ref uvm reg bus op rw);
      bus pkt pkt = bus pkt::type id::create ("pkt");
      pkt.write = (rw.kind == UVM WRITE) ? 1: 0;
      pkt.addr = rw.addr;
      pkt.data = rw.data;
      return pkt;
   endfunction
   // This function accepts a bus sequence item and assigns address/data fields to
   // the register item
    virtual function void bus2reg (uvm_sequence_item bus_item, ref uvm_reg_bus_op rw);
       bus pkt pkt;
       // bus item is a base class handle of type "uvm sequence item" and hence does not
       // contain addr, data properties in it. Hence bus item has to be cast into bus pkt
       if (! $cast (pkt, bus item)) begin
          `uvm fatal ("reg2apb adapter", "Failed to cast bus item to pkt")
       end
       rw.kind = pkt.write ? UVM WRITE : UVM READ;
       rw.addr = pkt.addr;
       rw.data = pkt.data;
       rw.status = UVM IS OK; // APB does not support slave response
    endfunction
 endclass
```

Predictor

- Ways to update the reference model in sync with the DUT value:
 - o read() the value from sequencer to adapter
 - Use predictor to get value from monitor

Steps to integrate a predictor

1. Declare a parameterized version of register predictor with target bus transaction type

2. Build the predictor in the register environment

```
virtual function void build_phase(uvm_phase phase);
  super.build_phase(phase);
  m_apb_predictor = uvm_reg_predictor#(bus_pkt)::type_id::create("m_apb_predictor", this);
endfunction
```

3. Connect register map, adapter and analysis ports to the predictor

```
virtual function void connect_phase(uvm_phase phase);
super.connect_phase(phase);
// 1. Provide register map to the predictor
    m_apb_predictor.map = m_ral_model.default_map;

// 2. Provide an adapter to help convert bus packet into register item
    m_apb_predictor.adapter = m_apb_adapter;

// 3. Connect analysis port of target monitor to analysis implementation of predictor
    m_apb_agent.ap.connect(m_apb_predictor.bus_in);
endfunction
```

Reg_env Integeration

```
class reg env extends uvm env;
  `uvm_component_utils (reg_env)
  function new (string name="reg env", uvm component parent);
     super.new (name, parent);
  endfunction
  uvm_agent
                        m_agent;
                                        // Agent handle
  ral_my_design
                                m ral model; // Register Model
  reg2apb_adapter
                                m_apb_adapter; // Convert Reg Tx <-> Bus-type packets
  uvm reg predictor #(bus pkt)
                                m apb predictor; // Map APB tx to register in model
  virtual function void build phase (uvm phase phase);
     super.build phase (phase);
                       = ral my design::type id::create ("m ral model", this);
     m ral model
                       = m_apb_adapter :: type_id :: create ("m_apb_adapter");
     m apb adapter
                       = uvm_reg_predictor #(bus_pkt) :: type_id :: create ("m_apb_predictor", this);
     m apb predictor
     m ral model.build ();
     m ral model.lock model ();
     uvm config db #(ral my design)::set (null, "uvm test top", "m ral model", m ral model);
  endfunction
  virtual function void connect phase (uvm phase phase);
     super.connect phase (phase);
     m apb predictor.map
                              = m ral model.default map;
     m apb predictor.adapter = m apb adapter;
     m agent.ap.connect(m apb predictor.bus in);
  endfunction
endclass
```


My_env Integration

Define my_agent for driving transactions:

```
class my_env extends uvm_env;
   `uvm component utils (my env)
  my agent
                 m agent;
  reg env
                 m reg env;
  function new (string name = "my env", uvm component parent);
      super.new (name, parent);
   endfunction
  virtual function void build phase (uvm phase phase);
      super.build phase (phase);
     m_agent = my_agent::type_id::create ("m_agent", this);
     m reg env = reg env::type id::create ("m reg env", this);
   endfunction
  virtual function void connect_phase (uvm_phase phase);
      super.connect_phase (phase);
      m_agent.m_mon.mon_ap.connect (m_reg_env.m_apb2reg_predictor.bus_in);
     m_reg_env.m_ral_model.default_map.set_sequencer (m_agent.m_seqr, m_reg_env.m_reg2apb);
  endfunction
endclass
```

Backdoor Access

- Directly access signals within the DUT (without bus control)
- Zero simulation time, no bus transactions, not recommended



Backdoor Access Setup

```
// Assume that ral cfg ctl and other "uvm reg" classes are already
// defined as in the frontdoor example
class ral block traffic cfg extends uvm reg block;
 rand ral_cfg_ctl
                    ctrl:
                                 // RW
  rand ral cfg timer timer[2];
                                 // RW
      ral cfg stat stat;
                                 // RO
  `uvm object utils(ral block traffic cfg)
  function new(string name = "traffic cfg");
    super.new(name, build_coverage(UVM_NO_COVERAGE));
  endfunction
 virtual function void build();
    default_map = create_map("", 0, 4, UVM_LITTLE_ENDIAN, 0);
    stat = ral_cfg_stat::type_id::create("stat",,get_full_name());
   stat.configure(this, null, "");
   stat.build();
   // HDL path from DUT to the status register will now be
    // "tb.DUT.stat reg" after the previous hierarchies are used
    // for path concatenation
   stat.add_hdl_path_slice("stat_reg", 0, stat.get_n_bits());
   default map.add reg(this.stat, `UVM REG ADDR WIDTH'hc, "RO", 0);
   add_hdl_path("DUT");
  endfunction
endclass
```

```
class ral sys traffic extends uvm reg block;
  rand ral block traffic cfg cfg;
  `uvm object utils(ral sys traffic)
 function new(string name = "traffic");
   super.new(name);
  endfunction
 function void build();
   default map = create_map("", 0, 4, UVM_LITTLE_ENDIAN, 0);
    cfg = ral block traffic cfg::type id::create("cfg",,get full name());
    // Since registers exist at the DUT level in our design, configure
    // "cfg" class to have an HDL path called "DUT". So complete path to
    // DUT is now "tb.DUT"
   cfg.configure(this, "DUT");
   cfg.build();
    // Path to this top level regblock in our testbench environment is "tb"
    add_hdl_path("tb");
   default_map.add_submap(this.cfg.default_map, `UVM_REG ADDR WIDTH'h0);
  endfunction
endclass
```

Backdoor Access in Sequence

```
// Perform a normal frontdoor access -> write some data first and then read it back
                                m ral model.cfg.timer[1].write(status, 32'h1234 5678);
                                m_ral_model.cfg.timer[1].read(status, rdata);
                                // Perform a backdoor access for write and then do a frontdoor read
                                m ral model.cfg.timer[1].write(status, 32'ha5a5 a5a5, UVM BACKDOOR);
                                m ral model.cfg.timer[1].read(status, rdata);
                                // Perform a frontdoor write and then do a backdoor read
                                m ral model.cfg.timer[1].write(status, 32'hface face);
                               // Wait for a time unit so that backdoor access reads update value
                               #1;
                                m ral model.cfg.timer[1].read(status, rdata, UVM BACKDOOR);
                                                                                                                    Frontdoor Write &
                                                                                          Backdoor Write &
                                      Frontdoor Write
                                                                 Frontdoor Read
                                                                                           Frontdoor Read
                                                                                                                      Backdoor Read
      pc1k
    presetn
    penab1e
     pwrite
pwdata[31:0] ace 0
                                                                                                              face_face
prdata[31:0] ZZZ ZZZZ_ZZZZ
                                                                                    7777 7777
                                                                                                              2222 2222
ct1_reg[3:0] 0 X
stat_reg[1:0] 0 X
timer_0[31:0] 234 *X_XXXX cafe_1234
timer_1[31:0] ace *X_XXXX face_5678
                                        Write data is
                                                                Data provided back
                                                                                           Backdoor write
                                                                                                                             Frontdoor write gets updated in
                                                                for frontdoor read
                                      updated in register
                                                                                          updated in register
                                                                                                                               register, and given back for
                                                                                          and given back in
                                                                                                                                    backdoor reads
                                                                                           frontdoor read
```

Reference

- https://www.chipverify.com/uvm/register-layer
- https://www.verificationguide.com/p/uvm-register-model.html